nexperia

Reliability Monitoring Results

Quarters: Q1/2024 to Q4/2024
Based on structural similarity

Supplier	**User Part Number**
Nexperia B.V.	74LVC2G00DP

Part Description: Dual 2-input NAND gate

Function Family: LVC
Process family: Sub micron
Package family: TSSOP

JESD47 Test		Test Conditions	Duration	# Lots	# Quantity	# Rejects
# 1	**TEST** Pre- and Post-Stress Electrical Test	Tamb = 25 °C	N/A	see below	all parts	see below
# 2	**PC** Preconditioning	JESD22-A113 MSL 1	N/A	1177	93752	0
# 5a	**HTOL EFR** High Temperature Operating Life Extrinsic	JESD22-A108 Tj = 150°C $V_{CCMAX} \leq V \leq 1.2*V_{CCMAX}$	48 hours or 168 hours	405	62852	0
# 5b	**HTOL IFR** High Temperature Operating Life Intrinsic	JESD22-A108 Tj = 150°C $V_{CCMAX} \leq V \leq 1.2*V_{CCMAX}$	≥500 hours	180	13480	0
# 7	**TC** Temperature Cycling	JESD22-A104 -65 °C to 150°C	≥500 cycles	617	47928	0
# 9	**uHAST / HAST** unbiased or biased High Accelerated Stress Test	JESD22-A101 Tamb = 130 °C, RH = 85%, V = V_{CCMAX}	96 hours	595	45824	0

Calculation of PPM, FIT and MTTF

Test considered for PPM calculation: High Temperature Operating LifeTest Extrinsic (HTOL EFR, Test # 5a above)
Test considered for FIT and MTTF calculations: High Temperature Operating LifeTest Intrinsic(HTOL IFR, Test # 5b above)
Confidence level 60%, derated to 55 °C, activation energy 0.7 eV, test time 168 to 1000 hours

Product Family	Package Family	Quantity	Rejects	Extrinsic Failure Rate (PPM)	Intrinsic Failure Rate (FIT)	MTTF (hrs)
LVC	TSSOP	13480	0	15	0.4	3.33 E+09

© 2022 Nexperia B.V.
All information hereunder is per Nexperia's best knowledge. This document does not provide for any representation or warranty express or implied by Nexperia. In case Nexperia has tested the product, this documentation reflects the outcome of the analysis of the actually tested parts only.