The increase in storage capacity and access speed for use in communication, consumer and computing system applications including smartphone handsets, notebooks, SD/MicroSD card readers, wireless access points. The clock rate requirement to support fastest SD card interface is SD 3.0 SDR104.

NXS0506UP - a unique voltage level shifter for SD 3.0-compliant memory cards with integrated ESD/EMI protection. The device is designed to operate at clock frequencies of up to 208 MHz and data rates of up to 104 Mbps. The NXS0506 is the industry’s smallest SD 3.0 card level shifter supporting the ultra-high speed SDR104 mode, helping consumers to safely experience the faster data rates offered by SD 3.0 memory card solutions.

Nexperia’s newest voltage-level translator is the first device on the market to support the new standard, giving system designers a head-start in developing portable applications with increased storage space and faster access to multimedia content, including music, videos, and pictures etc.

The NXS0506 is housed in a very small wafer-level chip-scale package (16-ball 0.35mm pitch), which saves PCB space. The design architecture minimizes the external component count to zero. This simplifies designs and reduces the total costs for consumer electronic devices such as cell phones, tablets, cameras, set-top boxes and game pads.

Applications
› Mobile Phones, Tablets, Laptops
› Digital Cameras,
› Set-top boxes
› Game pads
› SD/MicroSD card readers,
› 5G - Femtocells
› Surveillance systems
› Automotive driver monitoring systems, Navigation systems
› IOT
› Medical systems
The bidirectional level translator shifts the data between the I/O supply levels of the HOST and the Memory Card. Auto direction sensing circuitry determines if a command and data signals are transferred from the memory card to the host (card read mode) or from the host to the memory card (card write mode). NXS0506 supports several clock and data transfer rates at the signaling levels specified in the SD 3.0 standard specification.

NXS0506 comes with auto-enable feature. If the supply voltage at Memory card side ($V_{CCB}$) rises above 1.5 V, the level translator logic is enabled automatically. As soon as $V_{CCB}$ drops below 0.65 V, the memory card side drivers and the level translator logic are disabled. The device features an auto correction control for all data channels except CLK.

For these pins, the direction of data flow is sensed by the direction control logic and the output drivers are controlled accordingly. There is no need for the host interface to indicate the direction of data flow enabling Bidirectional voltage translation without the need for direction pin.
The clock is always transmitted from the host to the memory card side and the data in the timing critical read mode comes from the card. The voltage translator and the PCB (Printed-Circuit Board) tracks introduce some amount of delay. The timing margin is reduced for data to be read back from memory card, especially at higher data rates. In order to compensate for the delay a feedback paths is introduced. All input/output driver stages in NXS0506 are equipped with EMI filters to reduce interference towards sensitive mobile communication. The device has robust ESD protections on all memory card pins. The stress for the host is prevented by the architecture of the NXS0506 that discharges any stress to supply ground.

<table>
<thead>
<tr>
<th>Product</th>
<th>Description</th>
<th>$V_{CCA}$ (V)</th>
<th>$V_{CCB}$ (V)</th>
<th>Tamb (°C)</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>NXS0506</td>
<td>SD 3.0-compatible memory card integrated auto-direction control and level translator with EMI filter and ESD protection</td>
<td>1.1 – 1.95</td>
<td>1.7 – 3.6</td>
<td>-40 °C to +85 °C</td>
<td>NXS0506UP</td>
</tr>
</tbody>
</table>

**Pin Configuration SOT8025-1 (WLCSP16)**

**Ball Mapping SOT8025-1 (WLCSP16)**

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>DAT2A</td>
<td>VCCA</td>
<td>VCCB</td>
<td>DAT2B</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>DAT3A</td>
<td>CMDA</td>
<td>CMDB</td>
<td>DAT3B</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>DAT0A</td>
<td>CLKFB</td>
<td>GND</td>
<td>DAT0B</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>DAT1A</td>
<td>CLKA</td>
<td>CLKB</td>
<td>DAT1B</td>
<td></td>
</tr>
</tbody>
</table>

© 2022 Nexperia B.V.
All rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

nexperia.com