The NXP dual PCB configurable device is a multi gate, multi function logic device with two configurable gates that can each be individually configured by the PCB layout into one of seven unique functions.

**KEY FEATURES**
- Wide supply voltage range from 0.8 V to 3.6 V
- ESD protection 5000 V
- Low static power consumption; $I_{CC} = 0.9 \, \mu A$ (maximum)
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- Inputs tolerate voltages up to 3.6 V
- Low noise overshoot and undershoot < 10% of VCC
- $I_{OFF}$ circuitry provides partial power-down mode operation
- Specified from -40 ºC to +125 ºC

**APPLICATIONS**
- Industrial
- Smart phones, tablets, and PCs
- Digital cameras
- Wearables and portable medical devices
- Other low voltage applications

**BENEFITS**
- Two PCB configurable functions in one package
- PCB layout configurable
- Reduces inventory and assembly costs
- High noise immunity
- Wide range of functions (7 x 7)

**ENDLESS POSSIBILITIES**

The NXP dual PCB configurable device is a multi gate, multi function logic device with Schmitt-trigger inputs. Each device contains two configurable gates which can be individually configured into one of seven different functions per device. Each family (-57, -58, -97, -98) device contains a selection of seven logic functions from the total library of 18 unique functions. Some of the basic functions available are; AND, OR, NAND, NOR, XNOR, Inverter, Buffer and Mux. Each family device offers a different variety of available functions. The desired function is selected by how the PCB layout connects the three input pins of each configurable gate.
Available functions

<table>
<thead>
<tr>
<th>Package suffix</th>
<th>DP</th>
<th>GM</th>
<th>GU</th>
<th>GF</th>
</tr>
</thead>
<tbody>
<tr>
<td>74AUP2G57</td>
<td><img src="image" alt="74AUP2G57 diagram" /></td>
<td><img src="image" alt="74AUP2G57 diagram" /></td>
<td><img src="image" alt="74AUP2G57 diagram" /></td>
<td><img src="image" alt="74AUP2G57 diagram" /></td>
</tr>
<tr>
<td>74AUP2G58</td>
<td><img src="image" alt="74AUP2G58 diagram" /></td>
<td><img src="image" alt="74AUP2G58 diagram" /></td>
<td><img src="image" alt="74AUP2G58 diagram" /></td>
<td><img src="image" alt="74AUP2G58 diagram" /></td>
</tr>
<tr>
<td>74AUP2G97</td>
<td><img src="image" alt="74AUP2G97 diagram" /></td>
<td><img src="image" alt="74AUP2G97 diagram" /></td>
<td><img src="image" alt="74AUP2G97 diagram" /></td>
<td><img src="image" alt="74AUP2G97 diagram" /></td>
</tr>
<tr>
<td>74AUP2G98</td>
<td><img src="image" alt="74AUP2G98 diagram" /></td>
<td><img src="image" alt="74AUP2G98 diagram" /></td>
<td><img src="image" alt="74AUP2G98 diagram" /></td>
<td><img src="image" alt="74AUP2G98 diagram" /></td>
</tr>
</tbody>
</table>

Note: Each family device (-57/-58/-97/-98) implements two independent copies of the above PCB configurable logic gates into one package.

Figure 1. 74AUP2G57 dual PCB configurable logic function block diagram

Figure 2. Space saving comparison for dual PCB configurable vs. discrete implementation.