

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com/">http://www.nexperia.com/</a>, <a href="http://www.nexperia.com/">http://www.nexperia.com/</a>, <a href="http://www.nexperia.com/">use http://www.nexperia.com/</a>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



# PUML1/DG

# 50 V, 200 mA NPN general-purpose transistor/ 100 mA NPN resistor-equipped transistor

Rev. 01 — 14 July 2008

**Product data sheet** 

### 1. Product profile

#### 1.1 General description

NPN general-purpose transistor and NPN Resistor-Equipped Transistor (RET) in one SOT363 (SC-88) very small Surface-Mounted Device (SMD) plastic package.

#### 1.2 Features

- General-purpose transistor:
  - ◆ 200 mA collector current I<sub>C</sub>
- Resistor-equipped transistor:
  - Built-in bias resistors
- Simplifies circuit design
- Reduces component count
- Reduces pick and place costs
- Very small SMD plastic package
- AEC-Q101 qualified

### 1.3 Applications

- Inverter and switches
- Low-frequency amplifier
- Driver stages

#### 1.4 Quick reference data

Table 1. Quick reference data

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
TR1 (ger	neral-purpose transistor)					
$V_{\text{CEO}}$	collector-emitter voltage	open base	-	-	50	V
$I_{C}$	collector current		-	-	200	mA
h <sub>FE</sub>	DC current gain	$V_{CE} = 10 \text{ V};$ $I_C = 2 \text{ mA}$	210	-	340	
TR2 (res	sistor-equipped transistor)					
$V_{CEO}$	collector-emitter voltage	open base	-	-	50	V
I <sub>O</sub>	output current		-	-	100	mA
R1	bias resistor 1 (input)		7	10	13	$k\Omega$
R2/R1	bias resistor ratio		8.0	1	1.2	





# 2. Pinning information

Table 2. Pinning

Table 2.	rining		
Pin	Description	Simplified outline	Graphic symbol
1	emitter TR1	D- D- D.	0 5 4
2	base TR1	6 5 4	6 5 4
3	output (collector) TR2		R1 R2
4	GND (emitter) TR2	0	TR2
5	input (base) TR2	□1 □2 □3	TR1
6	collector TR1		
			1 2 3
			006aab253

# 3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PUML1/DG	SC-88	plastic surface-mounted package; 6 leads	SOT363

# 4. Marking

Table 4. Marking codes

Type number	Marking code <sup>[1]</sup>
PUML1/DG	PA*

[1] \* = -: made in Hong Kong

\* = p: made in Hong Kong

\* = t: made in Malaysia

\* = W: made in China

# 5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
TR1 (gen	eral-purpose transistor)				
$V_{CBO}$	collector-base voltage	open emitter	-	60	V
$V_{CEO}$	collector-emitter voltage	open base	-	50	V
$V_{EBO}$	emitter-base voltage	open collector	-	6	V
I <sub>C</sub>	collector current		-	200	mA
I <sub>CM</sub>	peak collector current	single pulse; $t_p \le 1 \text{ ms}$	-	200	mA
I <sub>BM</sub>	peak base current	single pulse; $t_p \le 1 \text{ ms}$	-	100	mA


PUML1\_DG\_1 © NXP B.V. 2008. All rights reserved.



**Table 5.** Limiting values ...continued In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
-			[ <u>1]</u> -	200	mW
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	<u></u> -	200	IIIVV
TR2 (resi	stor-equipped transistor)				
$V_{CBO}$	collector-base voltage	open emitter	-	50	V
$V_{CEO}$	collector-emitter voltage	open base	-	50	V
$V_{EBO}$	emitter-base voltage	open collector	-	10	V
VI	input voltage				
	positive		-	+40	V
	negative		-	-10	V
Io	output current		-	100	mA
I <sub>CM</sub>	peak collector current	single pulse; t <sub>p</sub> ≤ 1 ms	-	100	mA
P <sub>tot</sub>	total power dissipation	$T_{amb} \le 25  ^{\circ}C$	<u>[1]</u> _	200	mW
Per devic	ce				
P <sub>tot</sub>	total power dissipation	$T_{amb} \le 25  ^{\circ}C$	<u>[1]</u> _	300	mW
Tj	junction temperature		-	150	°C
T <sub>amb</sub>	ambient temperature		-55	+150	°C
T <sub>stg</sub>	storage temperature		-65	+150	°C

<sup>[1]</sup> Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper, tin-plated and standard footprint.






### 6. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Per transi	stor					
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	[1] -	-	625	K/W
Per devic	e					
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	[1] -	-	417	K/W

<sup>[1]</sup> Device mounted on an FR4 PCB, single-sided copper, tin-plated and standard footprint.






## 7. Characteristics

Table 7. Characteristics

 $T_{amb} = 25 \,^{\circ}C$  unless otherwise specified.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
-	neral-purpose transistor					
I <sub>CBO</sub>	collector-base cut-off	$V_{CB} = 60 \text{ V}; I_{E} = 0 \text{ A}$	-	-	10	nA
	current	$V_{CB} = 60 \text{ V}; I_E = 0 \text{ A};$ $T_j = 150 ^{\circ}\text{C}$	-	-	5	μΑ
I <sub>EBO</sub>	emitter-base cut-off current	$V_{EB} = 5 \text{ V}; I_{C} = 0 \text{ A}$	-	-	10	nA
h <sub>FE</sub>	DC current gain	$V_{CE} = 2 \text{ V}; I_{C} = 100 \text{ mA}$	90	-	-	
		$V_{CE} = 10 \text{ V}; I_{C} = 2 \text{ mA}$	210	-	340	
V <sub>CEsat</sub>	collector-emitter saturation voltage	$I_C = 100 \text{ mA}; I_B = 10 \text{ mA}$	-	-	250	mV
f <sub>T</sub>	transition frequency	$V_{CE} = 10 \text{ V}; I_{C} = 2 \text{ mA};$ f = 100 MHz	100	-	-	MHz
		$V_{CE} = 6 \text{ V}; I_{C} = 10 \text{ mA};$ f = 100 MHz	-	230	-	MHz
C <sub>c</sub>	collector capacitance	$V_{CB} = 10 \text{ V}; I_E = i_e = 0 \text{ A};$ f = 1 MHz	-	-	3	pF
TR2 (res	istor-equipped transisto	r)				
I <sub>CBO</sub>	collector-base cut-off current	$V_{CB} = 50 \text{ V}; I_E = 0 \text{ A}$	-	-	100	nA
I <sub>CEO</sub>	collector-emitter cut-off	$V_{CE} = 30 \text{ V}; I_{B} = 0 \text{ A}$	-	-	1	μΑ
	current	$V_{CE} = 30 \text{ V; } I_{B} = 0 \text{ A;}$ $T_{j} = 150 ^{\circ}\text{C}$	-	-	50	μΑ
I <sub>EBO</sub>	emitter-base cut-off current	$V_{EB} = 5 \text{ V}; I_{C} = 0 \text{ A}$	-	-	400	μΑ
h <sub>FE</sub>	DC current gain	$V_{CE} = 5 \text{ V}; I_{C} = 5 \text{ mA}$	30	-	-	
V <sub>CEsat</sub>	collector-emitter saturation voltage	$I_C = 10 \text{ mA}; I_B = 0.5 \text{ mA}$	-	-	150	mV
$V_{I(off)}$	off-state input voltage	$V_{CE} = 5 \text{ V}; I_{C} = 100 \mu\text{A}$	-	1.1	8.0	V
$V_{I(on)}$	on-state input voltage	$V_{CE}$ = 0.3 V; $I_{C}$ = 10 mA	2.5	1.8	-	V
R1	bias resistor 1 (input)		7	10	13	kΩ
R2/R1	bias resistor ratio		0.8	1	1.2	
C <sub>c</sub>	collector capacitance	$V_{CB} = 10 \text{ V}; I_E = i_e = 0 \text{ A};$ f = 1 MHz	-	-	2.5	pF



V<sub>CE</sub> = 10 V


- (1)  $T_{amb} = 150 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \,^{\circ}C$
- (3)  $T_{amb} = -55 \, ^{\circ}C$

Fig 3. TR1: DC current gain as a function of collector current; typical values



T<sub>amb</sub> = 25 °C

Fig 4. TR1: Collector current as a function of collector-emitter voltage; typical values




 $I_{\rm C}/I_{\rm B}=10$ 

- (1)  $T_{amb} = -55 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$

**Product data sheet** 

(3)  $T_{amb} = 150 \, ^{\circ}C$ 


Fig 5. TR1: Base-emitter saturation voltage as a function of collector current; typical values



 $I_{\rm C}/I_{\rm B}=10$ 

- (1)  $T_{amb} = 150 \, ^{\circ}C$
- (2)  $T_{amb} = 25 \, ^{\circ}C$
- (3)  $T_{amb} = -55 \, ^{\circ}C$

Fig 6. TR1: Collector-emitter saturation voltage as a function of collector current; typical values




$$V_{CE} = 5 V$$

(1) 
$$T_{amb} = 150 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3)  $T_{amb} = -40 \, ^{\circ}C$ 

Fig 7. TR2: DC current gain as a function of collector current; typical values




$$I_{\rm C}/I_{\rm B} = 20$$

(1) 
$$T_{amb} = 100 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3) 
$$T_{amb} = -40 \, ^{\circ}C$$

Fig 8. TR2: Collector-emitter saturation voltage as a function of collector current; typical values




$$V_{CE} = 0.3 V$$

(1) 
$$T_{amb} = -40 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3)  $T_{amb} = 100 \, ^{\circ}C$ 

Fig 9. TR2: On-state input voltage as a function of collector current; typical values



$$V_{CE} = 5 V$$

(1) 
$$T_{amb} = -40 \, ^{\circ}C$$

(2) 
$$T_{amb} = 25 \, ^{\circ}C$$

(3)  $T_{amb} = 100 \, ^{\circ}C$ 


Fig 10. TR2: Off-state input voltage as a function of collector current; typical values

### 8. Test information

### 8.1 Quality information

This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard *Q101 - Stress test qualification for discrete semiconductors*, and is suitable for use in automotive applications.

## 9. Package outline



# 10. Packing information

Table 8. Packing methods

The indicated -xxx are the last three digits of the 12NC ordering code.[1]

Type number	number Package Description			Packing quantity	
				3000	10000
PUML1/DG	SOT363	4 mm pitch, 8 mm tape and reel; T1	[2]	-115	-135
		4 mm pitch, 8 mm tape and reel; T2	[3]	-125	-165


<sup>[1]</sup> For further information and the availability of packing methods, see  $\underline{\text{Section 14}}$ .

[2] T1: normal taping

[3] T2: reverse taping



# 11. Soldering





# 12. Revision history

### Table 9. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PUML1_DG_1	20080714	Product data sheet	-	-



### 13. Legal information

#### 13.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 13.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

#### 13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 14. Contact information

For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a>

For sales office addresses, please send an email to: salesaddresses@nxp.com

PUML1\_DG\_1 © NXP B.V. 2008. All rights reserved.



### 15. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications 1
1.4	Quick reference data
2	Pinning information
3	Ordering information
4	Marking 2
5	Limiting values
6	Thermal characteristics4
7	Characteristics 5
8	Test information
8.1	Quality information
9	Package outline 8
10	Packing information 8
11	Soldering 9
12	Revision history
13	Legal information11
13.1	Data sheet status
13.2	Definitions
13.3	Disclaimers
13.4	Trademarks11
14	Contact information
15	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



