

N-channel 60 V, 14 mOhm, standard level MOSFET in LFPAK56D using TrenchMOS technology 26 September 2022

Product data sheet

### 1. General description

Dual standard level N-channel MOSFET in an LFPAK56D (Dual Power-SO8) package using TrenchMOS technology.

### 2. Features and benefits

- **Dual MOSFET**
- Repetitive avalanche rated •
- High reliability LFPAK56D package
- Copper-clip, solder die attach •
- Qualified to 175 °C

### 3. Applications

- Brushless DC motor control
- DC-to-DC converters
- High-performance synchronous rectification •
- High performance and high efficiency server power supply •

### 4. Quick reference data

#### Table 1. Quick reference data

Parameter	Conditions		Min	Тур	Мах	Unit
drain-source voltage	25 °C ≤ T <sub>j</sub> ≤ 175 °C		-	-	60	V
drain current	V <sub>GS</sub> = 10 V; T <sub>mb</sub> = 25 °C; <u>Fig. 2</u>	[1]	-	-	30	А
total power dissipation	T <sub>mb</sub> = 25 °C; <u>Fig. 1</u>		-	-	53	W
junction temperature			-55	-	175	°C
cteristics FET1 and FET2						
drain-source on-state resistance	V <sub>GS</sub> = 10 V; I <sub>D</sub> = 10 A; T <sub>j</sub> = 25 °C; Fig. 11		-	11.3	14	mΩ
	V <sub>GS</sub> = 10 V; I <sub>D</sub> = 10 A; T <sub>j</sub> = 175 °C; <u>Fig. 11; Fig. 12</u>		-	25.3	31.4	mΩ
aracteristics FET1 and FE	T2					
gate-drain charge	$    I_D = 10 \text{ A}; V_{DS} = 48 \text{ V}; V_{GS} = 20 \text{ V};                                   $		-	8.1	-	nC
total gate charge	$I_{D} = 10 \text{ A}; V_{DS} = 48 \text{ V}; V_{GS} = 10 \text{ V}; T_{j} = 25 \text{ °C}; Fig. 13; Fig. 14$		-	23.6	-	nC
uggedness FET1 and FET	2					
non-repetitive drain- source avalanche energy	$I_D = 30 \text{ A}; V_{sup} \le 60 \text{ V}; V_{GS} = 10 \text{ V};$ $T_{j(init)} = 25 \text{ °C}; Fig. 4$	[2] [3]	-	-	55	mJ
	drain-source voltage         drain current         total power dissipation         junction temperature         cteristics FET1 and FET2         drain-source on-state         resistance         gate-drain charge         total gate charge         uggedness FET1 and FET         non-repetitive drain-source avalanche	$\begin{array}{ c c c c c c } & drain-source voltage & 25 \ ^\circ C \leq T_j \leq 175 \ ^\circ C \\ \hline drain current & V_{GS} = 10 \ V; \ T_{mb} = 25 \ ^\circ C; \ Fig. 2 \\ \hline total power dissipation & T_{mb} = 25 \ ^\circ C; \ Fig. 1 \\ \hline junction temperature & \\ \hline cteristics FET1 and FET2 \\ \hline drain-source on-state resistance & V_{GS} = 10 \ V; \ I_D = 10 \ A; \ T_j = 25 \ ^\circ C; \\ \hline Fig. 11 & V_{GS} = 10 \ V; \ I_D = 10 \ A; \ T_j = 175 \ ^\circ C; \\ \hline Fig. 11 & V_{GS} = 10 \ V; \ I_D = 10 \ A; \ T_j = 175 \ ^\circ C; \\ \hline Fig. 11; \ Fig. 12 & \\ \hline aracteristics FET1 and FET2 \\ \hline gate-drain charge & I_D = 10 \ A; \ V_{DS} = 48 \ V; \ V_{GS} = 20 \ V; \\ \hline T_j = 25 \ ^\circ C; \ Fig. 13; \ Fig. 14 & \\ \hline uggedness FET1 and FET2 \\ \hline uggedness FET1 and FET2 \\ \hline non-repetitive drain-source avalanche & I_D = 30 \ A; \ V_{sup} \leq 60 \ V; \ V_{GS} = 10 \ V; \\ \hline T_j(init) = 25 \ ^\circ C; \ Fig. 4 & \\ \hline \end{array}$	$\begin{array}{ c c c c c c } \hline drain-source voltage & 25 \ ^{\circ}C \leq T_{j} \leq 175 \ ^{\circ}C & & & & & \\ \hline drain current & V_{GS} = 10 \ V; \ T_{mb} = 25 \ ^{\circ}C; \ Fig. 2 & [1] \\ \hline total power dissipation & T_{mb} = 25 \ ^{\circ}C; \ Fig. 1 & & & \\ \hline junction temperature & & & & \\ \hline total resistance & V_{GS} = 10 \ V; \ I_{D} = 10 \ A; \ T_{j} = 25 \ ^{\circ}C; \\ \hline Fig. 11 & & \\ \hline V_{GS} = 10 \ V; \ I_{D} = 10 \ A; \ T_{j} = 25 \ ^{\circ}C; \\ \hline Fig. 11 & & \\ \hline V_{GS} = 10 \ V; \ I_{D} = 10 \ A; \ T_{j} = 175 \ ^{\circ}C; \\ \hline Fig. 11 & & \\ \hline V_{GS} = 10 \ V; \ I_{D} = 10 \ A; \ T_{j} = 175 \ ^{\circ}C; \\ \hline Fig. 11 & & \\ \hline V_{GS} = 10 \ V; \ I_{D} = 10 \ A; \ T_{j} = 175 \ ^{\circ}C; \\ \hline Fig. 11 & & \\ \hline V_{GS} = 10 \ V; \ I_{D} = 10 \ A; \ V_{GS} = 20 \ V; \\ \hline T_{j} = 25 \ ^{\circ}C; \ Fig. 13; \ Fig. 14 & \\ \hline total gate charge & I_{D} = 10 \ A; \ V_{DS} = 48 \ V; \ V_{GS} = 10 \ V; \\ \hline T_{j} = 25 \ ^{\circ}C; \ Fig. 13; \ Fig. 14 & \\ \hline uggedness \ FET1 \ and \ FET2 \\ \hline uggedness \ FET1 \ and \ FET2 \\ \hline non-repetitive \ drain-source \ I_{D} = 30 \ A; \ V_{sup} \leq 60 \ V; \ V_{GS} = 10 \ V; \\ \hline T_{j(init)} = 25 \ ^{\circ}C; \ Fig. 4 & \\ \hline \end{array}$	$\begin{array}{ c c c c c } \hline drain-source voltage & 25 \ ^\circ C \leq T_j \leq 175 \ ^\circ C & & & - \\ \hline drain current & V_{GS} = 10 \ V; \ T_{mb} = 25 \ ^\circ C; \ Fig. 2 & [1] & - \\ \hline total power dissipation & T_{mb} = 25 \ ^\circ C; \ Fig. 1 & & - \\ \hline junction temperature & & -55 \\ \hline \  \  \  \  \  \  \  \  \  \  \  \  \$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	$ \begin{array}{ c c c c c c } \hline drain-source voltage & 25 \ ^{\circ}C \leq T_{j} \leq 175 \ ^{\circ}C & & & - & - & 60 \\ \hline drain current & V_{GS} = 10 \ V; \ T_{mb} = 25 \ ^{\circ}C; \ Fig. 2 & [1] & - & - & 30 \\ \hline total power dissipation & T_{mb} = 25 \ ^{\circ}C; \ Fig. 1 & & - & - & 53 \\ \hline junction temperature & & -55 & - & 175 \\ \hline cteristics FET1 and FET2 & & & - & 55 & - & 175 \\ \hline cteristics FET1 and FET2 & & & & & \\ \hline drain-source on-state \\ resistance & V_{GS} = 10 \ V; \ I_D = 10 \ A; \ T_j = 25 \ ^{\circ}C; \\ Fig. 11 & V_{GS} = 10 \ V; \ I_D = 10 \ A; \ T_j = 175 \ ^{\circ}C; \\ Fig. 11; \ V_{GS} = 10 \ V; \ I_D = 10 \ A; \ T_j = 175 \ ^{\circ}C; \\ Fig. 11; \ V_{GS} = 10 \ V; \ I_D = 10 \ A; \ T_j = 25 \ ^{\circ}C; \\ Fig. 11; \ V_{GS} = 20 \ V; \\ T_j = 25 \ ^{\circ}C; \ Fig. 13; \ Fig. 14 & & - & 8.1 \\ \hline total gate charge & I_D = 10 \ A; \ V_{DS} = 48 \ V; \ V_{GS} = 10 \ V; \\ T_j = 25 \ ^{\circ}C; \ Fig. 13; \ Fig. 14 & & - & 8.1 \\ \hline total gate charge & I_D = 10 \ A; \ V_{DS} = 48 \ V; \ V_{GS} = 10 \ V; \\ T_j = 25 \ ^{\circ}C; \ Fig. 13; \ Fig. 14 & & - & 23.6 \\ \hline uggedness \ FET1 \ and \ FET2 \\ \hline uggedness \ FET1 \ and \ FET2 \\ \hline non-repetitive \ drain-source \ I_D = 30 \ A; \ V_{sup} \le 60 \ V; \ V_{GS} = 10 \ V; \\ T_{j(init)} = 25 \ ^{\circ}C; \ Fig. 4 & & - & 55 \\ \hline \end{array}$

# nexperia

#### N-channel 60 V, 14 mOhm, standard level MOSFET in LFPAK56D using TrenchMOS technology

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Source-drain d	iode FET1 and FET2					
Qr	recovered charge	$ I_{S} = 10 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V}; \\ \text{V}_{DS} = 30 \text{ V}; \text{ T}_{j} = 25 ^{\circ}\text{C} $	-	24.6	-	nC

[1] Continuous current is limited by package

[2] Refer to application note AN10273 for further information

[3] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C

### 5. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S1	source1	8 7 6 5	
2	G1	gate1		D1 D1 D2 D2
3	S2	source2		
4	G2	gate2		
5	D2	drain2		
6	D2	drain2		
7	D1	drain1		S1 G1 S2 G2
8	D1	drain1	LFPAK56D; Dual LFPAK (SOT1205)	mbk725

### 6. Ordering information

#### Table 3. Ordering information

Type number	Package			
	Name	Description	Version	
PSMN014-60HS	,	plastic, single ended surface mounted package (LFPAK56D); 8 leads	SOT1205	

### 7. Marking

Table 4. Marking codes	
Type number	Marking code
PSMN014-60HS	14RS60H

#### 8. Limiting values

#### Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions		Min	Max	Unit
V <sub>DS</sub>	drain-source voltage	25 °C ≤ T <sub>j</sub> ≤ 175 °C		-	60	V
V <sub>DGR</sub>	drain-gate voltage	R <sub>GS</sub> = 20 kΩ		-	60	V
V <sub>GS</sub>	gate-source voltage	DC; T <sub>j</sub> ≤ 175 °C		-20	20	V
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; <u>Fig. 1</u>		-	53	W
I <sub>D</sub>	drain current	V <sub>GS</sub> = 10 V; T <sub>mb</sub> = 25 °C; <u>Fig. 2</u>	[1]	-	30	А
		V <sub>GS</sub> = 10 V; T <sub>mb</sub> = 100 °C; <u>Fig. 2</u>		-	29	А

Symbol	Parameter	Conditions		Min	Max	Unit
I <sub>DM</sub>	peak drain current	pulsed; $t_p \le 10 \ \mu s$ ; $T_{mb} = 25 \ ^\circ C$ ; Fig. 3		-	164	А
T <sub>stg</sub>	storage temperature			-55	175	°C
Tj	junction temperature			-55	175	°C
Source-drain	n diode FET1 and FET2				-	
I <sub>S</sub>	source current	T <sub>mb</sub> = 25 °C	[1]	-	30	А
I <sub>SM</sub>	peak source current	pulsed; $t_p \le 10 \ \mu s$ ; $T_{mb} = 25 \ ^{\circ}C$		-	164	А
Avalanche ru	uggedness FET1 and FET2					
E <sub>DS(AL)S</sub>	non-repetitive drain- source avalanche energy	$I_D = 30 \text{ A}; V_{sup} \le 60 \text{ V}; V_{GS} = 10 \text{ V}; T_{j(init)} = 25 \text{ °C}; Fig. 4$	[2] [3]	-	55	mJ

[1] Continuous current is limited by package


[2] Refer to application note AN10273 for further information

[3] Single-pulse avalanche rating limited by maximum junction temperature of 175 °C



© Nexperia B.V. 2022. All rights reserved


#### N-channel 60 V, 14 mOhm, standard level MOSFET in LFPAK56D using TrenchMOS technology



### 9. Thermal characteristics

#### **Table 6. Thermal characteristics**


Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
R <sub>th(j-mb)</sub>	thermal resistance from junction to mounting base	<u>Fig. 5</u>	-	-	2.84	K/W
R <sub>th(j-a)</sub>		Minimum footprint; mounted on a printed circuit board	-	95	-	K/W



### **10. Characteristics**


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	cteristics FET1 and FET2					
V <sub>(BR)DSS</sub>	drain-source	I <sub>D</sub> = 250 μA; V <sub>GS</sub> = 0 V; T <sub>i</sub> = -55 °C	54	-	-	V
( )	breakdown voltage	I <sub>D</sub> = 250 μA; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 25 °C	60	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	I <sub>D</sub> = 1 mA; V <sub>DS</sub> =V <sub>GS</sub> ; T <sub>j</sub> = 25 °C; <u>Fig. 9;</u> Fig. 10	2.4	3	4	V
		I <sub>D</sub> = 1 mA; V <sub>DS</sub> =V <sub>GS</sub> ; T <sub>j</sub> = 175 °C; <u>Fig. 9</u> ; <u>Fig. 10</u>	1	-	-	V
		$I_D = 1 \text{ mA}; V_{DS}=V_{GS}; T_j = -55 \text{ °C}; Fig. 9;$ Fig. 10	-	-	4.5	V
I <sub>DSS</sub>	drain leakage current	V <sub>DS</sub> = 60 V; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 25 °C	-	0.02	1	μA
		V <sub>DS</sub> = 60 V; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 175 °C	-	-	500	μA
I <sub>GSS</sub>	gate leakage current	V <sub>GS</sub> = -20 V; V <sub>DS</sub> = 0 V; T <sub>j</sub> = 25 °C	-	2	100	nA
		V <sub>GS</sub> = 20 V; V <sub>DS</sub> = 0 V; T <sub>j</sub> = 25 °C	-	2	100	nA
R <sub>DSon</sub> drain-source on-state resistance	drain-source on-state resistance	V <sub>GS</sub> = 10 V; I <sub>D</sub> = 10 A; T <sub>j</sub> = 25 °C; <u>Fig. 11</u>	-	11.3	14	mΩ
		V <sub>GS</sub> = 10 V; I <sub>D</sub> = 10 A; T <sub>j</sub> = 175 °C; <u>Fig. 11; Fig. 12</u>	-	25.3	31.4	mΩ
Dynamic ch	aracteristics FET1 and FE	T2		-		
Q <sub>G(tot)</sub>	total gate charge	<b>ET2</b> $I_D = 10 \text{ A}; V_{DS} = 48 \text{ V}; V_{GS} = 10 \text{ V};$ $T_j = 25 \text{ °C}; Fig. 13; Fig. 14$	-	23.6	-	nC
Q <sub>GS</sub>	gate-source charge		-	4.9	-	nC
Q <sub>GD</sub>	gate-drain charge	$    I_D = 10 \text{ A}; V_{DS} = 48 \text{ V}; V_{GS} = 20 \text{ V};                                   $	-	8.1	-	nC
C <sub>iss</sub>	input capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0 V; f = 1 MHz;	-	1183	1578	pF
C <sub>oss</sub>	output capacitance	T <sub>j</sub> = 25 °C; <u>Fig. 15</u>	-	167	200	pF
C <sub>rss</sub>	reverse transfer capacitance		-	113	158	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS}$ = 48 V; R <sub>L</sub> = 5 Ω; V <sub>GS</sub> = 10 V;	-	7.6	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 5 \Omega; T_j = 25 °C$	-	11.1	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	15.5	-	ns
t <sub>f</sub>	fall time		-	11	-	ns
Source-drai	n diode FET1 and FET2	· · ·	I			
V <sub>SD</sub>	source-drain voltage	I <sub>S</sub> = 10 A; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 25 °C; <u>Fig. 16</u>	-	0.78	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_{S} = 10 \text{ A}; \text{ dI}_{S}/\text{dt} = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V};$	-	24.5	-	ns
Q <sub>r</sub>	recovered charge	V <sub>DS</sub> = 30 V; T <sub>j</sub> = 25 °C	-	24.6	-	nC

#### N-channel 60 V, 14 mOhm, standard level MOSFET in LFPAK56D using TrenchMOS technology




**Product data sheet** 

#### N-channel 60 V, 14 mOhm, standard level MOSFET in LFPAK56D using TrenchMOS technology



PSMN014-60HS


#### N-channel 60 V, 14 mOhm, standard level MOSFET in LFPAK56D using TrenchMOS technology




PSMN014-60HS

© Nexperia B.V. 2022. All rights reserved

#### 11. Package outline



### 12. Soldering



### 13. Legal information

#### **Data sheet status**

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

#### **Definitions**

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### Contents

1.	General description	1
2.	Features and benefits	. 1
3.	Applications	. 1
4.	Quick reference data	1
5.	Pinning information	2
6.	Ordering information	2
7.	Marking	2
8.	Limiting values	. 2
9.	Thermal characteristics	. 4
10	Characteristics	5
11.	Package outline	. 9
12	Soldering	10
13	. Legal information	11

© Nexperia B.V. 2022. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 26 September 2022