



# NGD31251

28 V, 5 A dual-channel non-isolation gate driver

Rev. 1.4 — 16 September 2025

Product data sheet

## 1. General description

NGD31251 is a high-frequency, dual-channel, non-isolation MOSFET gate driver for high power automotive application.

NGD31251 has typical 5 A sink and 5 A source drive current and it can handle -10 V on its input pins, which improves robustness in systems with moderate ground bouncing. The inputs are independent of supply voltage and can be connected to most controller outputs.

NGD31251 has 11 ns rising and 13 ns falling propagation delay which allows the systems operating at high frequency with less delay matching variations. These delays are very suited for applications requiring dual-gate drivers with critical timing, such as synchronous rectifiers. When connecting two channels in parallel to increase current-drive capability, delay matching between 2 channels (2 ns) is used to avoid shoot through current without adding external series resistor.

## 2. Features and benefits

- Absolute maximum VDD pin voltage: 28 V
- Typical 5 A sink and 5 A source output currents
- Input pins capable of withstanding up to -10 V and are independent of power supply
- Operation switching frequency up to 1 MHz
- VDD UVLO point: 4.2 V
- Symmetrical undervoltage lockout for both channels
- -40 °C to 140 °C junction temperature range
- SOT96-2 package

## 3. Applications

- Power supplies for telecom, datacom and industrial inverters
- Power factor correction (PFC) circuits
- Solar power supplies
- Residential EV chargers
- Motor drives
- Pulse transformer drivers




Fig. 1. Application for synchronous rectification




Fig. 2. Application for interleaved PFC

## 4. Ordering information

Table 1. Ordering information

Type number	Package			
	Temperature range (T <sub>j</sub> )	Name	Description	Version
<a href="#">NGD31251D</a>	-40 °C to 140 °C	SO8	Plastic, small outline package; 8 leads; 1.27 mm pitch; 4.9 mm x 3.9 mm x 1.75 mm body	<a href="#">SOT96-2</a>


## 5. Marking

Table 2. Marking codes

Type number	Marking code
NGD31251D	N31251

## 6. Pinning information

### 6.1. Pinning configuration



### 6.2. Pin description

Table 3. Pin description

Symbol	Pin	Type	Description
ENA	1	I	A channel enables control input
INA	2	I	A channel non-inverting PWM input
GND	3	G	driver ground
INB	4	I	A channel non-inverting PWM input
OUTB	5	O	B channel output of driver
VDD	6	P	positive gate drive supply
OUTA	7	O	A channel output of driver
ENB	8	I	B channel enables control input

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
VDD	positive gate driver supply		-0.3	28	V
V <sub>OUT</sub>	DC	pins OUTA and OUTB	GND - 0.3	VDD + 0.3	V
	transient, less than 10 ns [1]		GND - 5.0	VDD + 0.3	V
V <sub>I</sub>	input voltage	pins INA, INB, ENA and ENB	-10	28	V
T <sub>J</sub>	junction temperature		-40	150	°C
T <sub>stg</sub>	storage temperature		-65	150	°C

[1] Values are verified by characterization on bench.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
VDD	positive gate drive supply		4.5	24	V
V <sub>I</sub>	input voltage	pins INA, INB, ENA and ENB	-5	24	V
T <sub>J</sub>	junction temperature		-40	140	°C
T <sub>amb</sub>	ambient temperature		-40	125	°C

9. ESD ratings

Table 6. ESD ratings

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>ESD</sub>	electrostatic discharge voltage	HBM: ANSI/ESDA/JEDEC JS-001 class 3A [1]	-4000	-	4000	V
		CDM: ANSI/ESDA/JEDEC JS-002 class C3 [2]	-1000	-	1000	V

[1] JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

[2] JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

10. Thermal information

Table 7. Thermal characteristics

Symbol	Parameter	Conditions	SOT96-2	Unit
R <sub>ΘJA</sub>	thermal resistance from junction to ambient [1]	in free air; JEDEC test board	129.33	°C/W
R <sub>ΘJC(top)</sub>	thermal resistance from junction to case (top)	in free air; JEDEC test board	72.8	°C/W
R <sub>ΘJB</sub>	thermal resistance from junction to board	in free air; JEDEC test board	88.9	°C/W

[1] Measured in still air-free convection condition (conforms to EIA/JESD51-2) on high effective thermal conductivity JESD51-9 with a test board PCB.

## 11. Electrical characteristics

**Table 8. Electrical characteristics**

$V_{DD} = 12\text{ V}$ ;  $1\text{ }\mu\text{F}$  capacitor from  $V_{DD}$  to  $GND$ ;  $C_{Load} = 0\text{ pF}$ ; unless otherwise noted voltages are referenced to  $GND$  (ground =  $0\text{ V}$ ).


Symbol	Parameter	Conditions	T <sub>j</sub> = -40 °C to 140 °C			Unit
			Min	Typ [1]	Max	
Supply current						
I <sub>VDDQ1</sub>	quiescent current 1 on pin VDD	VDD = 3.4 V; Input = high	-	32	50	µA
I <sub>VDDQ2</sub>	quiescent current 2 on pin VDD	VDD = 3.4 V; Input = low	-	32	50	µA
VDD UVLO thresholds						
V <sub>DD_UVR</sub>	VDD UVLO rising threshold		3.8	4.2	4.6	V
V <sub>DD_UVF</sub>	VDD UVLO failing threshold		3.6	3.9	4.2	V
V <sub>DD_UVHYS</sub>	VDD UVLO hysteresis		-	0.3	-	V
Input function						
V <sub>INH</sub>	input high threshold voltage	Output high for IN and EN pin	1.8	2.1	2.4	V
V <sub>INL</sub>	input low threshold voltage	Output low for IN and EN pin	1.0	1.2	1.4	V
V <sub>IN_HYS</sub>	input threshold hysteresis		-	0.9	-	V
R <sub>IN_DOWN</sub>	input pulls down resistance		-	180	-	kΩ
R <sub>EN_UP</sub>	input pulls up resistance		-	180	-	kΩ
Gate driver function						
I <sub>SINK</sub>	output peak sink current [2]	C <sub>VDD</sub> = 10 µF; C <sub>L</sub> = 0.1 µF; f = 1 kHz	-	5	-	A
I <sub>SOURCE</sub>	output peak source current [2]	C <sub>VDD</sub> = 10 µF; C <sub>L</sub> = 0.1 µF; f = 1 kHz	-	-5	-	A
R <sub>OH</sub>	pull up resistance	I <sub>OUT</sub> = -10 mA	-	1	1.9	Ω
R <sub>OL</sub>	pull down resistance	I <sub>OUT</sub> = 10 mA	-	0.6	1.1	Ω
V <sub>OH</sub>	high level output voltage	I <sub>OUT</sub> = -10 mA	-	10	19	mV
V <sub>OL</sub>	low level output voltage	I <sub>OUT</sub> = 10 mA	-	6	11	mV
Switching characteristics						
t <sub>R</sub>	output rise time	C <sub>L</sub> = 1.8 nF	-	8	12	ns
t <sub>F</sub>	output fall time	C <sub>L</sub> = 1.8 nF	-	7	11	ns
t <sub>PD_IN_R</sub>	INA/B to output turn-on propagation delay	5 V input pulse; C <sub>L</sub> = 1.8 nF	-	11	18	ns
t <sub>PD_IN_F</sub>	INA/B to output turn-off propagation delay	5 V input pulse; C <sub>L</sub> = 1.8 nF	-	13	20	ns
t <sub>PD_EN_R</sub>	ENA/B to output turn-on propagation delay	5 V input pulse; C <sub>L</sub> = 1.8 nF	-	11	18	ns
t <sub>PD_EN_F</sub>	ENA/B to output turn-off propagation delay	5 V input pulse; C <sub>L</sub> = 1.8 nF	-	13	20	ns
t <sub>M</sub>	delay matching between 2 channels		-	2	4	ns
t <sub>INMIN</sub>	minimum input pulse width that passes to output		-	10	20	ns

[1] All typical values are measured at  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .

[2] Values are verified by characterization on bench, not tested in production.


12. Typical characteristics

Unless otherwise specified,  $T_j = 25\text{ }^{\circ}\text{C}$ , no load.




VDD = 3.4 V  
(1) INx = 3.4 V  
(2) INx = 0 V

Fig. 3. Start-up current




VDD = 12 V  
(1) INx = High  
(2) INx = Low

Fig. 4. State supply current



VDD = 12 V;  $C_{OUTA} = C_{OUTB} = 500\text{ pF}$ ;  
Frequency = 500 kHz

Fig. 5. Operation supply current (both outputs switching)



VDD = 4.5 V and 12 V  
(1) VDD = 4.5 V  
(2) VDD = 12 V

Fig. 6. Operation supply current (both outputs switching)




Fig. 7. VDD UVLO threshold




Fig. 8. Input threshold




Fig. 9. Enable threshold






Fig. 10. Output resistance




$C_{OUTA} = C_{OUTB} = 1.8 \text{ pF}$   
(1) Rise  
(2) Fall

Fig. 11. Output rise time




$C_{OUTA} = C_{OUTB} = 1.8 \text{ pF}$   
(1) Rise  
(2) Fall

Fig. 12. Output fall time




$C_{OUTA} = C_{OUTB} = 1.8 \text{ pF}$   
(1) Rise  
(2) Fall

Fig. 13. Input to output propagation delay




$C_{OUTA} = C_{OUTB} = 1.8 \text{ pF}$   
(1) Rise  
(2) Fall

Fig. 14. Enable to output propagation delay



VDD = 12 V; C<sub>OUTA</sub> = C<sub>OUTB</sub> = 1.8 pF  
(1) Rise  
(2) Fall

Fig. 15. Input to output propagation delay



VDD = 12 V; C<sub>OUTA</sub> = C<sub>OUTB</sub> = 1.8 pF  
(1) Rise  
(2) Fall

Fig. 16. Enable to output propagation delay



### 13. Detailed description

#### 13.1. Overview

NGD31251 is a dual channel, high-speed, non-isolation MOSFET and IGBT gate driver for high power application. The device supports up to 24 V wide supply voltage.

NGD31251 has a typical 5 A sink and 5 A source drive current, and it can handle -5 V on its input pins, which improves robustness in systems with moderate ground bouncing. The inputs are independent of supply voltage and can be connected to most controller outputs, even digital insulators.

#### 13.2. Function block diagram

The NGD31251 function block diagram is shown in [Fig. 17](#).




Fig. 17. Function block diagram

#### 13.3. Function modes

NGD31251 operates in normal mode and UVLO mode. In normal mode, the output state is dependent on states of the input pins.

Table 9. Function modes

Input		Output
INx	ENx	OUTx
high	high	high
low	high	low
high	low	low
low	low	low
high	floating	high
low	floating	low
floating	high	low
floating	low	low

13.4. Power supply and VDD UVLO

NGD31251 operates with a supply voltage from 4.5 V to 24 V. This feature makes the driver capable of driving both Si MOSFET and IGBT. For the best performance, use a typical 0.1  $\mu\text{F}$  decoupling cap as close as possible between VDD and GND pins of NGD31251. VDD bypass capacitor (1  $\mu\text{F}$  to 10  $\mu\text{F}$ ) in parallel is also recommended to reduce noise ripple during switching.

The following figure shows the timing diagram illustrating the definition of VDD UVLO ON/OFF threshold.




Fig. 18. NGD31251 VDD UVLO protection diagram

13.5. Input stage

The input pins of NGD31251 gate-driver device are based on a TTL and CMOS compatible input-threshold logic. That is independent of the VDD supply voltage. With typically high threshold =  $V_{\text{INH}}$  and typically low threshold =  $V_{\text{INL}}$ , the logic level thresholds are conveniently driven by PWM control signals derived from 3.3 V and 5 V digital power-controller devices.




Fig. 19. NGD31251 input propagation delay

13.6. Driver stage

The device has  $\pm 5$  A peak drive strength and is suitable for high power applications. The high drive strength can drive MOSFET, IGBT. The driver has rail-to-rail output by implementing a pull-up PMOS and a NMOS to pull-down. The output pull-up and pull-down resistance can be found in the [Table 8](#).




Fig. 20. Gate driver output stage

### 13.7. Output parallel capability

The NGD31251 features 2 ns (typical) delay matching between dual channels, which enables dual-channel outputs to be paralleled when the driven power device required higher driving capability. For example, there are two or more power MOSFETs in parallel to support high current output capability. The parallel power MOSFETs are preferred to be driven by a common gate control signal. By using NGD31251, the OUTA and OUTB can be connected to provide the higher driving capability, so do the INA and INB.

14. Package outline

Plastic, small outline package; 8 leads; 1.27mm pitch; 4.9 mm x 3.9 mm x 1.75mm body

SOT96-2




Fig. 21. Package outline SOT96-2 (SO8)

15. Abbreviations

Table 10. Abbreviations

Acronym	Description
ANSI	American National Standards Institute
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
ESR	Equivalent Series Resistance
ESDA	ElectroStatic Discharge Association
HBM	Human Body Model
IC	Integrated Circuit
JEDEC	Joint Electron Device Engineering Council
MOSFET	Metal Oxide Semiconductor Field-Effect Transistor
PCB	Printed Circuit Board
PWM	Pulse Width Modulation
TTL	Transistor-Transistor Logic
UVLO	UnderVoltage LockOut

16. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
NGD31251 v. 1.4	20250916	Product data sheet	-	NGD31251 v. 1.3
Modifications:	<ul style="list-style-type: none"><li>Section 6.1: Package configuration drawing updated.</li><li>Fig. 21: Package outline drawing updated.</li></ul>			
NGD31251 v. 1.3	20250905	Product data sheet	-	NGD31251 v. 1.2
Modifications:	<ul style="list-style-type: none"><li>Fig. 21: Package outline drawing updated.</li></ul>			
NGD31251 v. 1.2	20250522	Product data sheet	-	NGD31251 v. 1.1
Modifications:	<ul style="list-style-type: none"><li>Section 3 updated.</li></ul>			
NGD31251 v. 1.1	20250519	Product data sheet	-	NGD31251 v. 1
Modifications:	<ul style="list-style-type: none"><li>The document status changed from Preliminary to Product.</li></ul>			
NGD31251 v.1	20250429	Preliminary data sheet	-	-

17. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <https://www.nexperia.com>.

Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nexperia.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description..... 1

2. Features and benefits..... 1

3. Applications..... 1

4. Ordering information.....2

5. Marking.....2

6. Pinning information.....2

6.1. Pinning configuration..... 2

6.2. Pin description..... 2

7. Limiting values..... 3

8. Recommended operating conditions.....3

9. ESD ratings..... 3

10. Thermal information..... 3

11. Electrical characteristics.....4

12. Typical characteristics..... 5

13. Detailed description..... 9

13.1. Overview..... 9

13.2. Function block diagram..... 9

13.3. Function modes..... 9

13.4. Power supply and VDD UVLO.....10

13.5. Input stage.....10

13.6. Driver stage..... 10

13.7. Output parallel capability..... 11

14. Package outline..... 12

15. Abbreviations..... 13

16. Revision history.....13

17. Legal information.....14

© Nexperia B.V. 2025. All rights reserved

For more information, please visit: <http://www.nexperia.com>

For sales office addresses, please send an email to: [salesaddresses@nexperia.com](mailto:salesaddresses@nexperia.com)

Date of release: 16 September 2025