



# NEX53100-Q100

## Dual-port USB Type-C and Power Delivery controller

Rev. 1 — 25 July 2025

Product data sheet

## 1. General description

The NEX53100-Q100 is a dual-port USB Type-C and Power Delivery (PD) controller with support for USB D+/D- based fast charging protocols for automotive USB charging applications. It is designed to support Type-C Configuration Channel (CC) detection, PD communication with cables and PD devices, as well as D+/D- power contract negotiation with flash charging supported mobile devices. The connector pins are high-voltage-tolerant to stand against overvoltage or short-circuit conditions.

Dynamic power distribution control, thermal sensing, and input voltage monitoring are implemented to achieve maximum system power and at the same time protect the system from overtemperature or prevent the battery from over-discharge.

I<sup>2</sup>C master interface is available to support different DC-DC converters.

The NEX53100-Q100 implements high-accuracy detection and control with 10-bit ADC and 8-bit DAC for system monitoring and flexible protections.

## 2. Features and benefits

- AEC-Q100 qualified for automotive applications:
  - Temperature grade 1 ( $T_{amb}$ ): -40 °C to 125 °C
  - Junction temperature ( $T_j$ ): -40 °C to 150 °C
- $V_{VIN}$  range: 3.6 V to 24 V (40 V transient)
- USB Type-C and Power Delivery (PD) controller
  - Programmable Type-C default/1.5 A/3 A source current capability advertisement
  - USB PD 3.2 Standard Power Range (SPR) with Programmable Power Supply (PPS), and Adjustable Voltage Supply (AVS)
  - Extended Power Range (EPR) with AVS EPR 28 V support by default, 36 V, 48 V supported with external circuits
  - $V_{CONN}$  power switch integrated
  - SOP' communication support for e-marker
- Other mobile charging protocols
  - Legacy charging protocols
  - UFCS support
  - Proprietary charging protocols
- Wide  $V_{VBUS}$  operating range support up to 36 V

- $V_{BUS\_Px}/CC1\_Px/CC2\_Px/DP\_Px/DM\_Px$  pins with 40 V tolerance to stand against short-to-VBAT or short-to-VBUS
- Programmable GPIOs
- I<sup>2</sup>C interface as a master interface with internal pull-high to minimize the number of external components
- $V_{VBUS}$  discharge integrates with max 100 mA capability
- Low-power mode support
- Dual external Negative Temperature Coefficient (NTC) thermistors supported with programmable thresholds
- Programmable fault protection and thresholds
  - Adaptive OVP and UVP for VBUS
  - OVP for CC pins and D+/D- pins
  - OTP, supports 2 external NTC thermistors
- Power sharing and load shedding
- MCU and memory
  - Embedded MCU
  - Integrated RAM and Multiple-Time Programmable (MTP)-ROM with Error Correction Code (ECC)
- Available in 4.0 mm x 4.0 mm HWQFN-24 with side-wettable flanks

## 3. Applications

- Automotive USB charging
- Multi-port power adapters
- Multi-port power storage and power banks




Fig. 1. Typical application diagram

4. Ordering information

Table 1. Ordering information

Type number <sup>[1]</sup>	Temperature range	Name	Description	Version
<a href="#">NEX5310000BY-Q100</a>	T <sub>amb</sub> = -40 °C to 125 °C	HWQFN24	plastic thermal enhanced very very thin quad flat package with side-wettable flanks; no leads; 24 terminals; 0.5 mm pitch; 4.0 mm × 4.0 mm × 0.75 mm body	<a href="#">SOT8041D-1</a>

[1] NEX5310000BY-Q100 is shipped with blank memory. The IC needs to be programed with firmware to work. Nexperia offers compensated firmware programming service before shipping the IC with a different type number and top marking under the NEX53100BY-Q100 series.

5. Marking

Table 2. Marking code

Type number	Marking code
NEX5310000BY-Q100	53100 00

6. Pin configuration and description

6.1. Pin configuration




Fig. 2. NEX53100-Q100 (SOT8041D-1/HWQFN24) pin diagram

6.2. Pin description

Table 3. NEX53100-Q100 (SOT8041D-1/HWQFN24) pin description

Symbol	Pin	I/O	Description
SDA	1	I/O	SDA pin for the I <sup>2</sup> C interface as master; open-drain, can be configured with external pull-high or internally pulled to internal 3.3 V LDO
SCL	2	I/O	SDA pin for the I <sup>2</sup> C interface as master; open-drain, can be configured with external pull-high or internally pulled to internal 3.3 V LDO
GPIO0/INT1	3	I/O	GPIO0, or could be configured as INT pin from DC-DC for the port A; open-drain, can be configured with external pull-high or internally pulled to internal 3.3 V LDO
GPIO1/INT2	4	I/O	GPIO1, or could be configured as INT pin from DC-DC for the port B; open-drain, can be configured with external pull-high or internally pulled to internal 3.3 V LDO
GPIO2	5	I/O	GPIO2, high-voltage tolerant
GPIO3	6	I/O	GPIO3, HV-tolerant
GPIO4/ADCIN0	7	Analog I/O	GPIO4, or could be configured as ADCIN0 for NTC sensing and IMON input from DC-DC converter for power distribution control
GPIO5/ADCIN1	8	Analog I/O	GPIO5, or could be configured as ADCIN1 for NTC sensing and IMON input from DC-DC converter for power distribution control
VIN	9	PWR	the input power supply to the IC
VCC	10	PWR	output of internal LDO powered from VIN; Connect to capacitor to GND

Symbol	Pin	I/O	Description
GND	11	PWR	ground pin of the IC
VBUS_PB	12	Analog I	VBUS sensing pin, and internal discharge path of VBUS for port B
DP_PB	13	I/O	USB D+ channel for port B
DM_PB	14	I/O	USB D- channel for port B
CC2_PB	15	I/O	Type-C Configuration Channel 2 (CC2) of port B
CC1_PB	16	I/O	Type-C Configuration Channel 1 (CC1) of port B
CC2_PA	17	I/O	Type-C Configuration Channel 2 (CC2) of port A
CC1_PA	18	I/O	Type-C Configuration Channel 1 (CC1) of port A
VBUS_PA	19	Analog I	VBUS sensing pin, and internal discharge path of VBUS for port A
DP_PA	20	I/O	USB D+ channel for port A
DM_PA	21	I/O	USB D- channel for port A
VDD	22	PWR	output of internal LDO; connect to capacitor to GND
GPIO6/ADCIN2	23	Analog I/O	GPIO6, or could be configured as ADCIN2 for NTC sensing and IMON input from DC-DC converter for power distribution control
GPIO7/ADCIN3	24	Analog I/O	GPIO7, or could be configured as ADCIN3 for NTC sensing and IMON input from DC-DC converter for power distribution control
PowerPad	25	PWR	thermal pad, connect PowerPad to PCB ground together with pin 11 (GND)

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).[1]

Symbol	Parameter		Conditions	Min	Max	Unit
V <sub>PIN</sub>	pin voltage	VIN		-0.3	40	V
		VBUS_PA, VBUS_PB		-0.3	40	V
		CC1_PA, CC2_PA, CC1_PB, CC2_PB, DP_PA, DM_PA, DP_PB, DM_PB		-0.3	40	V
		GPIO2, GPIO3		-0.3	40	V
		VCC		-0.3	6	V
		VDD		-0.3	2	V
		SDA, SCL, GPIO0, GPIO1		-0.3	6	V
		GPIO4 to GPIO7		-0.3	6	V
I <sub>OUT</sub>	output current	source current on CC1_PA, CC2_PA, CC1_PB, CC2_PB	with consideration of CC pins acting as V <sub>CONN</sub>	-	100	mA
		GPIO2 to GPIO7		-	5	mA
		SDA, SCL, GPIO0, 1	open-drain output	-	10	mA
		DP_PA, DM_PA, DP_PB, DM_PB		-	10	mA
T <sub>amb</sub>	operating ambient temperature			-40	125	°C
T <sub>j</sub>	operating junction temperature			-40	150	°C
T <sub>stg</sub>	storage temperature			-65	150	°C

[1] Stresses beyond those conditions under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 8. ESD ratings

Table 5. ESD ratings

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>ESD</sub>	electrostatic discharge voltage	HBM: ANSI/ESDA/JEDEC JS-001 class 3B [1][2]	-8000	-	8000	V
		HBM: ANSI/ESDA/JEDEC JS-001 class 3A [1][3]	-4000	-	4000	V
		CDM: ANSI/ESDA/JEDEC JS-002 class C3 [4]	-2000	-	2000	V

[1] HBM stressing is in accordance with AEC-Q100-002.

[2] Pin CC1\_PA, CC2\_PA, CC1\_PB, CC2\_PB, DP\_PA, DM\_PA, DP\_PB, DM\_PB, VBUS\_PA, VBUS\_PB, GPIO2, GPIO3.

[3] Pin VDD, GPIO6/ADCIN2, GPIO7/ADCIN3, SDA, SCL, GPIO0/INT1, GPIO1/INT2, GPIO4/ADCIN0, GPIO5/ADCIN1, VIN, VCC, GND.

[4] CDM stressing is in accordance with AEC-Q100-011.

## 9. Recommended operating conditions

Table 6. Recommended operating conditions

Typical values correspond to  $T_j = 25\text{ }^{\circ}\text{C}$ . Minimum and maximum limits apply over  $-40\text{ }^{\circ}\text{C}$  to  $125\text{ }^{\circ}\text{C}$  ambient temperature range unless otherwise stated. VCC = 5 V for the recommended operating conditions unless otherwise stated.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>VIN</sub>	supply voltage		3.6[1]	-	24[2]	V
V <sub>VBUS</sub>	VBUS operation voltage		0	-	36	V
	VBUS expected input voltage range (to cover whole PPS range)		3.3	-	21[3]	V
	VBUS effective operation & sensing range		3	-	36	V
V <sub>I/O</sub>	GPIO2/GPIO3		0	-	36	V
	CC1_PA, CC2_PA, CC1_PB, CC2_PB		0	-	5.5	V
	DP_PA, DM_PA, DP_PB, DM_PB		0	-	5.5	V
	SDA, SCL, GPIO0, GPIO1		0	-	5.5	V
	GPIO4 to GPIO7		0	-	5.5	V
I <sub>I/O</sub>	CC1_PA, CC2_PA, CC1_PB, CC2_PB		-	-	20	mA
	DP_PA, DM_PA, DP_PB, DM_PB		-	-	10	mA
C <sub>VBUS</sub>	effective VBUS capacitance		-	-	3000[4]	μF
C <sub>VCC</sub>	capacitance on VCC		1.0[5]	2.2	4.7	μF
C <sub>VDD</sub>	capacitance on VDD		1.0[5]	2.2	4.7	μF
T <sub>amb</sub>	operating ambient temperature		-40	-	125	°C
T <sub>j</sub>	operating junction temperature		-40	-	150	°C

[1] A minimum of 5 V operating V<sub>VIN</sub> is recommended for IC fully functioning consideration. Operation with V<sub>VIN</sub> < 5 V is designed to support cold-cranking or transient battery voltage drop operations but not recommended as normal operation voltage. The I/O output capability, Type-C advertisement and detection functions will be partially limited for V<sub>VIN</sub> lower than 5 V.

[2] V<sub>VIN</sub> > 24 V operation can be supported in transient conditions but not supported as continuous operating voltage. V<sub>VIN</sub> > 40 V may lead to device damage.

[3] PD 3.2 EPR 36 V/48 V could be supported by adding an extra resistor divider.

[4] 3000 μF maximum is defined in Type-C specification for V<sub>VBUS</sub> when Type-C acts as the source role only.

[5] Requires effective capacitance to be minimum 1 μF to ensure reliable operation of the device.

10. Thermal information

Table 7. Thermal information

Symbol	Parameter	SOT8041D-1 (HWQFN-24)	Unit
R <sub>θJA</sub>	junction to ambient thermal resistance	45.87	°C/W
R <sub>θJC(top)</sub>	junction to case (top) thermal resistance	42.35	°C/W
R <sub>θJB</sub>	junction to board thermal resistance	24.42	°C/W
Φ <sub>JT</sub>	junction to top char parameter	8.53	°C/W

11. Electrical characteristics

Power supply characteristics

Table 8. Power supply parameters

Typical values correspond to T<sub>J</sub> = 25 °C. Minimum and maximum limits apply over -40 °C to 125 °C ambient temperature range unless otherwise stated. VCC = 5 V (V<sub>VIN</sub> > 5.5 V) unless otherwise stated.

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
V <sub>VIN</sub>	supply voltage		3.6	-	24.0	V
V <sub>VCC_POR</sub>	VCC threshold for POR	V <sub>VIN</sub> rising	3.0	3.3	3.6	V
V <sub>VCC_UVLO</sub>	VCC threshold as UVLO	V <sub>VIN</sub> falling	2.3	2.5	2.7	V
VCC	output of internal LDO	V <sub>VIN</sub> = 2.7 V to 3.6 V [1]	V <sub>VIN</sub> - 0.5	-	V <sub>VIN</sub>	V
		V <sub>VIN</sub> = 3.6 V to 5.5 V [2]	V <sub>VIN</sub> - 0.5	-	V <sub>VIN</sub>	V
		V <sub>VIN</sub> = 5.5 V to 36.0 V [3]	4.5	5.0	5.5	V
VDD	output of internal LDO		1.35	1.50	1.65	V
I <sub>act</sub>	all block active	not counting in V <sub>CONN</sub> consumed current average power consumption, no protocol communication and I <sup>2</sup> C transaction	-	5	-	mA
I <sub>lp</sub>	low-power mode current	V <sub>VIN</sub> = 12 V or VCC = 5 V; no connection; pull-high power and connection detection comparators are enabled to wake up the IC	-	150	-	µA

- [1] MCU power is alive to monitor the IC and response. Connection reset may happen.
- [2] If the connection exists, maintain the connection status. V<sub>CONN</sub> switch may shut down if V<sub>CONN</sub> voltage drops < 3 V. MCU is alive to monitor the IC status. Expected in cold cranking (consider 65 ms maximum).
- [3] Normal voltage range; the IC is fully functioning.

VBUS sensing protections and alerts

Table 9. VBUS parameters

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
I <sub>VBUS_DCHG</sub>	VBUS discharge current		-	100	-	mA
VBUS_OVP	programmable rising threshold to trigger VBUS OVP		disabled			-
	percentage of the maximum negotiated voltage		-	10	-	%
			-	15	-	%
			-	20	-	%
VBUS_UVP	programmable falling threshold to trigger VBUS UVP		-	-15	-	%
			-	-20	-	%
			-	-25	-	%
			-	-30	-	%
VBUS_SC	VBUS short-circuit detection threshold	equivalent as percentage of VBUS	-	-50	-	%
T <sub>VBUS_OVUV_BLK</sub>	blanking time after VBUS OV or UV protection		-	200	-	ms

CC detection and PD PHY characteristics

Table 10. CC and PD physical layer information

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
CC1/2 detection parameters (Type-C function)						
I <sub>Rp_default</sub>	Type-C source current at default current		64	80	96	μA
I <sub>Rp_1.5A</sub>	Type-C source current at 1.5 A		166	180	194	μA
I <sub>Rp_3A</sub>	Type-C source current at 3 A		304	330	356	μA
t <sub>CC_deglitch</sub>	deglitch time for CC1/CC2 comparators		-	3.2	-	ms

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
V <sub>th_Rd</sub>	threshold for internal circuit to start CC recognition for R <sub>d</sub> when configured to default or 1.5 A Type-C source current	falling	-	1.6	-	V
	threshold to detect the disconnection on default or 1.5 A configuration	rising	-	1.65	-	V
	hysteresis		-	0.05	-	V
	threshold for internal circuit to start CC recognition for R <sub>d</sub> when configured to 3 A Type-C source current	falling	-	2.65	-	V
	threshold to detect the disconnection on 3 A configuration	rising	-	2.75	-	V
	hysteresis		-	0.1	-	V
V <sub>th_Ra</sub>	threshold for internal circuit to start CC recognition for R <sub>d</sub> when configured to default Type-C source current	falling	0.2	-	-	V
	threshold for internal circuit to start CC recognition for R <sub>d</sub> when configured to 1.5 A Type-C source current	falling	0.4	-	-	V
	threshold for internal circuit to start CC recognition for R <sub>d</sub> when configured to 3 A Type-C source current	falling	0.8	-	-	V
R <sub>CC_OPEN</sub>	resistance from CC to GND in CC open state		1000	-	-	kΩ
V <sub>CC_OVP</sub>	CC pin OVP threshold		-	5.75	-	V
V <sub>CC_OL</sub>	open loop voltage for CC1 or CC2		-	3.3	-	V
<b>CC-V<sub>CONN</sub> parameters</b>						
V <sub>CONN_valid</sub>	V <sub>CONN</sub> output voltage range		3	VCC	5.5	V
I <sub>VCONN</sub>	source current capability on V <sub>CONN</sub>		20	-	-	mA
I <sub>VCONN_OCP</sub>	overcurrent detection threshold		-	30	-	mA
I <sub>VCONN_short</sub>	V <sub>CONN</sub> short circuit protection threshold		-	70	100	mA
t <sub>VCONN_OCP_deglitch</sub>	deglitch time to trigger V <sub>CONN</sub> OCP		-	1.28	-	ms
t <sub>VCONN_SC</sub>	response time for V <sub>CONN</sub> short circuit		-	-	0.5	μs



Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
I <sub>CC_LKG</sub>	leakage current into CC pins, maximum for current flow into the connector side, the minimum indicates that the current flows into VCC	V <sub>CONN</sub> disabled; VCC or CC pin voltage = 5 V; measure current	-2	-	2	µA
R <sub>DS(on)_VCONN</sub>	V <sub>CONN</sub> switch R <sub>DS(on)</sub>		-	10	20	Ω
V <sub>VCONNdischarge</sub>	V <sub>CONN</sub> voltage expected after t <sub>VCONNdischarge</sub>		-	-	800	mV
t <sub>VCONNdischarge</sub>	time from cable disconnection to V <sub>CONN</sub> drop below 800 mV		-	-	230	ms
t <sub>VCONN_ON</sub>	time for V <sub>CONN</sub> reach 3 V after V <sub>VBUS</sub> reach vSafe 5 V, or after executing V <sub>CONN</sub> swap to be a V <sub>CONN</sub> source		-	-	2	ms
t <sub>VCONN_OFF</sub>	when successfully executes V <sub>CONN</sub> swap, or after state detection of a disconnection		-	-	35	ms
<b>BMC common parameters</b>						
f <sub>bitrate</sub>	bit rate		270	300	330	kbps
t <sub>unitinterval</sub>	bit unit interval	1/f <sub>BitRate</sub>	3.03	3.30	3.70	µs
<b>BMC transmitter parameters</b>						
p <sub>bitrate</sub>	maximum difference between the bitrate during the part of the packet following the preamble and the reference bitrate.	the reference bit rate is the average bit rate of the last 32 bits of the preamble	-	-	0.25	%
t <sub>enddriveBMC</sub>	time to cease driving the line after the end of the last bit of the frame	minimum value is limited by t <sub>holdlowBMC</sub>	-	-	23	µs
t <sub>holdlowBMC</sub>	time to cease driving the line after the final high-to-low transition	maximum value is limited by t <sub>enddriveBMC</sub>	1	-	-	µs
t <sub>interframegap</sub>	time from the end of last bit of a frame until the start of the first bit of the next preamble		25	-	-	µs
t <sub>startdrive</sub>	time before the start of the first bit of the preamble when the transmitter shall start driving the line		-1	-	1	µs
V <sub>TX_CC_H</sub>	Biphase Mark Coding (BMC) transmitter high voltage	applies to both no load condition and under the load condition specified in CC1/2 transmitter load mode	1.050	1.125	1.200	V

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
V <sub>TX_CC_L</sub>	BMC transmitter low voltage	applies to both no load condition and under the load condition specified in CC1/2 transmitter load mode	-75	-	75	mV
t <sub>BMC_rise</sub>	BMC rising time	R <sub>load</sub> = 5.1 kΩ; C <sub>load</sub> = 1 nF; C <sub>cc</sub> = 520 pF; 10% and 90% amplitude points, minimum is under an unloaded condition of CC1/CC2	300	-	-	ns
t <sub>BMC_fall</sub>	BMC falling time		300	-	-	ns
Z <sub>BMCdriver</sub>	transmitter output impedance	during transmission	33	50	75	Ω
<b>BMC receiver parameters</b>						
C <sub>receiver</sub>	CC receiver capacitance	DFP system shall have capacitance within this range when not transmitting on the line	200	-	600	pF
η <sub>BER</sub>	bit error rate, S/N = 25 dB		-	-	10 <sup>-6</sup>	-
n <sub>transitioncount</sub>	transitions for signal detect	number of transitions to be detected to declare bus non-idle	3	-	-	-
t <sub>Rxfilter</sub>	Rx bandwidth limiting filter (digital or analog)		100	-	-	ns
t <sub>transitionwindow</sub>	time window for detecting non-idle		12	-	20	μs
V <sub>noiseactive</sub>	noise amplitude when BMC is active		-	-	165	mV
V <sub>noiseidle</sub>	noise amplitude when BMC is idle		-	-	300	mV
Z <sub>BMC Rx</sub>	receiver input impedance	does not include pull-up or pull-down resistance from cable detect transmitter is Hi-Z	1	-	-	MΩ

## D+/D- detection PHY characteristics

Table 11. D+/D- interface information

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
BC 1.2 interface parameters						
t <sub>DBC_H</sub>	D+, D- high debounce time		1.0	-	1.5	s
t <sub>DBC_DISC</sub>	D+ disconnect debounce time		40	-	-	ms
R <sub>DCP_DAT</sub>	D+ to D- short resistance during DCP mode		-	20	40	Ω
V <sub>DP_CD</sub>	D+ comparison threshold for cable detection		0.250	0.325	0.400	V
D+/D- OVP parameters						

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
V <sub>DP_OVP</sub>	D+ OVP threshold		-	5.75	-	V
			-	4.75	-	V
V <sub>DM_OVP</sub>	D- OVP threshold		-	5.75	-	V
			-	4.75	-	V

Thermal sensing characteristics

Table 12. Thermal sensing parameters

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
Thermal protection						
T <sub>SD</sub>	thermal shutdown temperature	rising junction temperature	160	-	175	°C
	thermal shutdown hysteresis		-	20	-	°C
T <sub>NTC_IN</sub>	internal temperature sensing range		-40	-	160	°C
T <sub>NTC_T</sub>	tolerance for NTC sensing		-10	-	10	°C
V <sub>NTC</sub>	NTC open loop voltage		-	3.3	-	V
V <sub>NTC_EXT</sub>	external temperature sensing range	depends on NTC thermistor selection; reflects into ADC input sensing range	0	-	VCC	V
I <sub>NTC_EXT</sub>	external NTC pull-high current	pull-high applied on GPIO4 (PIN7), GPIO5 (PIN8) thermistor will be suggested as 47 kΩ or 100 kΩ	disabled			-
			-	4	-	μA
			-	37	-	μA
			-	100	-	μA

I/O characteristics

Table 13. I/O parameters

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
I/O configured as outputs						
V <sub>OH</sub>	GPIO high level output voltage	GPIO open voltage for logic high and logic low	3.0	3.3	3.6	V
V <sub>OL</sub>	GPIO low level output voltage		-	-	0.4	V
I <sub>OH1</sub>	GPIO push-pull high-level current	GPIO0, 1, 2, 3, 4, 7; equivalent to internal pull-up with 2.8 kΩ resistor	-	1	2	mA
I <sub>OH2</sub>	GPIO push-pull high-level current	GPIO5, 6	-	2	-	mA
I <sub>OL</sub>	GPIO pull-low capability	GPIO0 to GPIO1, GPIO4 to GPIO7	-	5	-	mA
I <sub>OL</sub>	GPIO pull-low capability	GPIO2 to GPIO3	-	1	-	mA
I/O configured as inputs						

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
V <sub>IH</sub>	GPIO high level input voltage		1.3	-	-	V
V <sub>IL</sub>	GPIO low level input voltage		-	-	0.54	V
I <sub>IO_LKG</sub>	GPIO leakage	V <sub>GPIO</sub> = 5 V	-10	-	10	µA
R <sub>IO_PU</sub>	GPIO internal pull-up resistance	when internal pull-up enabled	-	2.8	-	kΩ

## I<sup>2</sup>C characteristics

Table 14. I<sup>2</sup>C parameters

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
SDA and SCL parameters (standard and fast mode)						
V <sub>IH</sub>	GPIO high level output voltage		1.3	-	-	V
V <sub>IL</sub>	GPIO low level output voltage		-	-	0.54	V
SDA and SCL parameters, standard mode						
f <sub>SCLS</sub>	clock frequency		-	-	100	kHz
t <sub>HD;STA</sub>	start or repeated start condition hold time		4	-	-	µs
t <sub>LOW</sub>	SCL clock low time		4.7	-	-	µs
t <sub>HIGH</sub>	SCL clock high time		4	-	-	µs
t <sub>SU;STA</sub>	start or repeated start condition setup time		4.7	-	-	µs
t <sub>HD;DAT</sub>	serial data hold time		0	-	-	ns
t <sub>SU;DAT</sub>	serial data setup time		250	-	-	ns
t <sub>r</sub>	rise time of SCL and SDA signals	R <sub>PU</sub> = 2.8 kΩ; C <sub>b</sub> = 200 pF; measure rising from 0.3 to 0.7	-	-	1000	ns
t <sub>of</sub>	output fall time from VIH (MIN) to VIL (MAX)	measure rising from 0.3 to 0.7	-	-	250	ns
t <sub>f</sub>	fall time of SCL and SDA signals	3.3 V; R <sub>PU</sub> = 2.8 kΩ; 10 pF < C <sub>b</sub> < 200 pF	-	-	300	ns
t <sub>SU;STO</sub>	stop condition setup time		4	-	-	µs
t <sub>BUF</sub>	bus free time between stop and start		4.7	-	-	µs
t <sub>VD;DAT</sub>	valid data time	SCL low to SDA output valid	-	-	3.45	µs
t <sub>VD;ACK</sub>	valid data time of ACK condition	ACK signal from SCL low to SDA valid	-	-	3.45	µs
SDA and SCL parameters, fast mode						
f <sub>SCLS</sub>	clock frequency		-	-	400	kHz
t <sub>HD;STA</sub>	start or repeated start condition hold time		0.6	-	-	µs

Symbol	Parameter	Conditions	T <sub>amb</sub> = -40 °C to 125 °C			Unit
			Min	Typ	Max	
t <sub>LOW</sub>	SCL clock low time		1.3	-	-	µs
t <sub>HIGH</sub>	SCL clock high time		0.6	-	-	µs
t <sub>SU;STA</sub>	start or repeated start condition setup time		0.6	-	-	µs
t <sub>HD;DAT</sub>	serial data hold time		0	-	-	ns
t <sub>SU;DAT</sub>	serial data setup time		100	-	-	ns
t <sub>r</sub>	rise time of SCL and SDA signals	R <sub>PU</sub> = 2.8 kΩ; C <sub>b</sub> = 200 pF; measure rising from 0.3 to 0.7	20	-	300	ns
t <sub>of</sub>	output fall time from VIH (MIN) to VIL (MAX)	3.3 V; measure rising from 0.3 to 0.7	12	-	250	ns
t <sub>f</sub>	fall time of SCL and SDA signals	3.3 V; R <sub>PU</sub> = 2.8 kΩ; 10 pF < C <sub>b</sub> < 200 pF	12	-	300	ns
t <sub>SU;STO</sub>	stop condition setup time		0.6	-	-	µs
t <sub>BUF</sub>	bus free time between stop and start		1.3	-	-	µs
t <sub>VD;DAT</sub>	valid data time	SCL low to SDA output valid	-	-	0.9	µs
t <sub>VD;ACK</sub>	valid data time of ACK condition	ACK signal from SCL low to SDA valid	-	-	0.9	µs

## 12. Detailed description

The NEX53100-Q100 is a USB Type-C and Power Delivery (PD) controller with support to multiple D+/D- based fast charge protocols. It is designed for the automotive USB charging interface in power source application supporting Type-C CC detection, PD communication with cables and PD devices, as well as D+/D- power contract negotiation with flash charging supported mobile devices.

I<sup>2</sup>C interface is supported at the same time to work with different DC-DC converters.

The NEX53100-Q100 implements high-accuracy detection and control with 10-bit ADC.




Fig. 3. NEX53100-Q100 functional block diagram

### 12.1. USB Type-C and PD

#### Features

- Programmable Type-C default, 1.5 A, 3 A source capability advertisement
- USB PD 3.2 compliant, support up to 11 PDOs
  - SPR with PPS and AVS
    - Fixed PDO – source: 5 V, 9 V, 15 V, 20 V at 5 A max
    - APDO: PPS range of 5 V to 11 V, 5 V to 16 V, 5 V to 21 V at 3 A max, and 3.3 V to 21 V at 5 A max; AVS range of 9 V to 15 V/15 V to 20 V at 5 A max
  - EPR with AVS
    - Fixed PDO, 28 V, 36 V, 48 V at 5 A max
    - APDO: 15 V to 28 V, 15 V to 36 V, 15 V to 48 V at 5 A max
- V<sub>CONN</sub> power supply and switch integrated; the PD controller supports V<sub>CONN</sub>
- SOP' communication support for e-marker; supports SOP' packet type to communicate with e-makers




Fig. 4. Type-C and PD physical layer block diagram

## 12.2. D+/D- interface

The NEX53100-Q100 supports BC 1.2 DCP by default for dedicated charging applications. At the same time, in order to support the data connection through D+ and D- wires in some applications, the NEX53100-Q100 also supports CDP operation. Note that the data lines will be released to data communication after CDP detections, enabling of CDP mode will lead to the abandonment of D+/D- based proprietary protocols.

## 12.3. I<sup>2</sup>C, GPIO functionality and ADC configurations

The NEX53100-Q100 is designed with 8 GPIOs, together with an I<sup>2</sup>C interface.

### 12.3.1. I<sup>2</sup>C functions

The NEX53100-Q100 integrates one I<sup>2</sup>C interface that can work as Master that proactively controls the DC-DC converters, polling the status registers or response to the I<sup>2</sup>C interrupts usually in response of the fault alerts from the DC-DC converters.

At the same time, the same I<sup>2</sup>C interface is standby as a slave interface and can be activated as an I<sup>2</sup>C slave through a key code to work as a firmware programming interface.

### 12.3.2. GPIO configurations

Table 15 lists the configurations of each IO.

Table 15. GPIO configurations

PIN/Channel	INT	Internal pull-up	Open-drain output	Push-pull output	Digital input	Analog input (ADC)	Special function
SDA		√	√				
SCL		√	√				
GPIO0	√	√	√	√	√		INTx_PA
GPIO1	√	√	√	√	√		INTx_PB
GPIO2[1]		√	√	√	√	√[1]	Liquid detection input
GPIO3[1]		√	√	√	√	√[1]	Liquid detection input
GPIO4		√	√	√	√	√	NTC with current source
GPIO5		√	√	√	√	√	NTC with current source
GPIO6[1]		√		√	√	√	
GPIO7[1]		√		√	√	√	

[1] Refer to Section 12.8 for more details. GPIO2 and GPIO3 occupy the ADCIN channels of GPIO6 and GPIO7 respectively when liquid detection function is enabled on the two pins.

### 12.3.3. ADC channel divider ratios and peak sensing range

ADC channels are enabled as analog input channels to detect external signals. The internal reference value is typically at 2.046 V. The internal divider ratios, peak sensing range, and corresponding pin voltage tolerance are described in Table 16.

Table 16. Channels, divider ratios and peak sensing range

ADC channel	Divider ratio	Sensing range	Pin max input voltage
ADCIN0	1	2.046 V	5.5 V
ADCIN1	1	2.046 V	5.5 V
ADCIN2	1	2.046 V	5.5 V
ADCIN3	1	2.046 V	5.5 V
CC1_PA / CC1_PB	1/5	10.23 V	36 V
CC2_PA / CC2_PB	1/5	10.23 V	36 V
DP_PA / DP_PB	1/4	8.184 V	36 V
DM_PA / DM_PB	1/4	8.184 V	36 V
VBUS_PA / VBUS_PB	FW selectable 1/10	20.46 V	36 V
	1/20	40.92 V	
VIN	1/20	-	24 V

## 12.4. VBUS discharge

The NEX53100-Q100 is designed with integrated discharge circuit to support configurable discharge current through VBUS pins. The VBUS discharge function benefits the system design to assure voltage-dropping transitions compliant to the USB Type-C and USB PD regulations.

## 12.5. Power modes

The NEX53100-Q100 is designed with low-power mode to minimize power consumption.



### 12.5.1. Active mode (output active, all function block active)

Active mode indicates the device is fully-functioning with all the function blocks active in power-on mode to be activated for operation.

### 12.5.2. Low-power mode (no connection)

Low-power mode is designed to minimize system power consumption in the non-connection state.

After configurable delay upon connection removal or after the PoR, the device will enter LPM if the function is enabled. A connection status change (Rd or Ra detected for a Type-C connection, or 0.325 V D+ detection threshold is triggered for a legacy or proprietary protocol connection) will trigger the IC to resume active mode operation.

## 12.6. External thermal sensing and protection




Fig. 5. Block diagram of external NTC sensing

The NTC feature allows to connect the NTC GPIO to the external thermal resistors to implement thermal protection or alert functions. The NEX53100-Q100 supports up to 2 NTCs with 3 steps of selectable source current so that the thermistor can be directly connected to the GPIO pins for the thermal sensing functions. Note that the internal current source is only available on GPIO4 and GPIO5.

## 12.7. Dynamic system power management

The dynamic power management feature supports a timely adjustment of the system output power when the system has over-temperature concerns, or when the battery voltage drops lower than rated.

The power sharing algorithm and load shedding algorithms are implemented through firmware with flexibility to be customized. For example:

- NTC, to tune down/resume system output power when the temperature goes higher/lower than the defined threshold.
- VIN, to tune down/resume system output power when the battery voltage gets lower/higher than the defined threshold.
- IMON or PMON, the dynamic power management may use the real-time power consumption information from the DC-DC converters that can be achieved through its IMON or PMON output pins. The detection can be achieved through the ADCIN pins of NEX53100-Q100.

## 12.8. Liquid detection

Liquid detection function is implemented to protect the connector pad from electrochemical corrosion.

By using the idle SBU pins or specially designed pins of the Type-C connector, the NEX53100-Q100 can monitor the change of pin impedance so that it can determine if the liquid flows into the Type-C connector. If the liquid is detected in the connector, the NEX53100-Q100 can cut off the VBUS output, or disable CC pull-ups when disconnected.

In consideration of the potential short-to-VBUS fault on the SBU pins, GPIO2 and GPIO3 are equipped with HV isolation and the internal pull-up/downs specifically for the detection function. GPIO6 and GPIO7 ADCIN function will be disabled by default if liquid detection function is enabled.




Fig. 6. Internal connection for liquid detection function

## 12.9. Memory and firmware programming

### 12.9.1. MTP ROM with ECC

The NEX53100-Q100 integrates RAM and MTP ROM to realize flexible application algorithms. The MTP ROM supports up to 1000 times of programming to ensure that the IC functions across entire end-product design, evaluation, production, and even post-production firmware upgrades.

The error correction code is implemented in NEX53100-Q100 MTP. It can detect and correct single-bit errors and detect (but not correct) more-bit errors. As a result, it assures the data accuracy and provides higher stability and reliability by preventing data corruption and system crash in the long-term operation.

The ECC function is selectable to be enabled and equivalently takes partial of the overall ROM size open for firmware programming.

### 12.9.2. Bit-lock function

The bit-lock function is designed to protect customers' firmware data against being stolen or improperly programmed. The function can be enabled through the firmware. Once enabled, all the readback data from the memory is 0x00 instead of the real values. The bit-lock function is suggested only to be enabled on mass-production product with final-version firmware that not requires further modifications.

### 12.9.3. Firmware programming and update

The NEX53100-Q100 needs to be programmed with proper firmware that is unique with an end-product to work properly.

Firmware programming through I<sup>2</sup>C interface is available on both fresh IC and programmed IC. The OTA (Over-The-Air) updates is also available through I<sup>2</sup>C interface after the end-product is released to the market.

At the same time, programming through the Type-C port is reserved to better support development and validation on end products. Note that both CC1 and CC2 are required to program through Type-C and can only work on the programmed IC with the Type-C function enabled. Either of the 2 ports supports the function.

The on-line (OTA) and offline (through Type-C) programming allow flexibility to update the firmware in case of any compatible issue happens, post-production requirements to be compliant with latest protocol upgrades.

Nexperia offers compensated firmware programming services so that the IC can be shipped with firmware also with a specific type number and top-marking. Nexperia also provides a firmware programming guide to I<sup>2</sup>C when the common part number NEX5310000BY-Q100 with blank firmware is ordered.

## 12.10. Boundary operation clarifications

### 12.10.1. Recommended and most favorable operating conditions

A minimum of 5 V operating  $V_{VIN}$  is recommended for IC fully functioning considerations. 3.6 V to 24 V assures the IC to support cold-cranking or transient battery voltage drop operations. Note that  $V_{VIN} < 5$  V partially limits the I/O output capability, Type-C advertisement and detection functions, thus it is not recommended as the nominal operation voltage.

The most favorable  $V_{VIN}$  range is 5.5 V to 24 V, which allows nominal VCC output at 5 V to support  $V_{CONN}$  defined typical voltage, as well as with promised electrical characteristics and power consumption performance.

### 12.10.2. Load dump operating condition

Load dump transient occurs in the event of a discharged battery being disconnected while the alternator is generating charging current with other loads remaining on the alternator circuit. The target of NEX53100-Q100 is a 12-V system where the supply voltage for the generator is in operation, as well as the test case is defined as  $U_A$  to be  $13.5 \pm 0.5$  V as regulated in ISO16750-1 and 14 V in ISO7673-2.

When load dump happens, with proper design of filtering/clamping circuit, the load dump can be suppressed to match with the defined test B (with centralized load dump suppression) as regulated in ISO16750-2.

The NEX53100-Q100 is designed with operating range up to 36 V to fully support such load conditions.

### 12.10.3. Cold cranking operating condition

Normally, the output of a 12 V vehicle battery can vary from 9 V to 16 V. If a cold-cranking condition happens, the battery voltage can drop down to  $3 \pm 0.2$  V, indicating that 2.8 V is the worst case to be considered, for a duration of 15 ms. Then the battery voltage goes up step by step.

With this condition considered,  $V_{VCC\_UVLO}$  threshold is defined as 2.7 V (max) so that the IC internal block will remain alive and the MCU can take necessary actions, for example, reset the IC or system if required.

In any case when the VCC drops below  $V_{VCC\_UVLO}$ , the NEX53100-Q100 powers off and waits for the next power-on reset.

## 13. Protections

### 13.1. Overvoltage protection (OVP)/undervoltage protection (UVP)/undervoltage lockout (UVLO) and comparators for VBUS

$V_{VBUS}$  is monitored for internal and external circuits protection and reset.

- $VBUS\_OVP$  is 2-bit programmable with 5%, 10%, 15%, 20% thresholds.
- $VBUS\_UVP$  is 2-bit programmable with -15%, -20%, -25%, and -30% thresholds.
- UVLO puts the IC into shutdown mode. All internal blocks are powered off.

### 13.2. Overvoltage protection (OVP) for CC1, CC2 and D+/D-

The D+/D- and CC pins are designed with high voltage tolerance, CC/D+/D- OV is configurable through the firmware.

### 13.3. Short protection

$VBUS$  - 50% threshold is considered as a  $V_{VBUS}$ -short condition and is enabled through the firmware.

### 13.4. $V_{\text{CONN}}$ OVP/UVP/RCP and $V_{\text{CONN}}$ current limit (OCP/SCP)

The  $V_{\text{CONN}}$  switch is bi-directionally blocked when disabled.  $V_{\text{CONN}}$  OVP/UVP/OCP are implemented and selectable through the firmware.  $V_{\text{CONN}}$  SCP is designed with quick response to protect the device when CC/ $V_{\text{CONN}}$  pins are short to GND. RCP is implemented to prevent the current from flowing into the VCC pin.

### 13.5. Thermal shutdown

The junction temperature ( $T_j$ ) of the device is monitored by an internal temperature sensor. If the  $T_j$  exceeds the thermal shutdown temperature ( $T_{\text{SD}}$ ) above 160 °C, the device enters thermal shutdown. When  $T_j$  decreases below the hysteresis level at typically 20 °C, the device resumes functioning.

## 14. Application and implementation

### Application diagram




Fig. 7. Typical application block diagram

Table 17. Reference application parameters

Reference parameters proposed based on system block described in [Fig. 7](#).

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>BAT</sub>	typical car battery voltage		-	12	-	V
V <sub>BUS</sub>	VBUS pin voltage range		-	20	28	V
I <sub>BUS</sub>	output load current	<a href="#">[1]</a>	-	3	5	A
NTC1	NTC thermistor link to port A	<a href="#">[2]</a>	-	100	-	kΩ
NTC2	NTC thermistor link to port B	<a href="#">[2]</a>	-	100	-	kΩ

- [1] Determined by DC-DC converter capability and customer specifications.
- [2] GPIO4 and GPIO5 are enabled as NTC function with internal pull-up current source. NTC thermistor 100 kΩ at 25 °C; B = 3590 is adopted for the reference block.

15. Package outline

Plastic thermal enhanced very very thin quad flat package with side-wettable flanks; no leads; 24 terminals; 0.5 mm pitch; 4.0 mm × 4.0 mm × 0.75 mm body SOT8041D-1




Fig. 8. Pin configuration SOT8041D-1 (HWQFN24)

## 16. Abbreviations

Table 18. Abbreviations

Acronym	Description
AC	Alternate Current
APDO	Augmented Power Data Object
AVS	Adjustable Voltage Supply
CC	Configuration Channel
CDM	Charged Device Model
DC	Direct Current
ECC	Error Correction Code
EPR	Extended Power Range
HBM	Human Body Model
LDO	Low-DropOut
MCU	Microcontroller Unit
MTP-ROM	Multi-time Programmable Read-Only Memory
NTC	Negative Temperature Coefficient
OCP	OverCurrent Protection
OTA	Over-The-Air
OTP	OverTemperature Protection
OVP	OverVoltage Protection
PD	Power Delivery
PDO	Power Data Object
PPS	Programmable Power Supply
RAM	Random Access Memory
SPR	Standard Power Range
USB	Universal Serial Bus
UVLO	UnderVoltage LockOut
UVP	UnderVoltage Protection

## 17. Revision history

Table 19. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
NEX53100_Q100 v. 1	20250725	Product data sheet	-	-

18. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <https://www.nexperia.com>.

Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use in automotive applications** — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nexperia.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.



## Contents

<b>1. General description</b>	<b>1</b>
<b>2. Features and benefits</b>	<b>1</b>
<b>3. Applications</b>	<b>1</b>
<b>4. Ordering information</b>	<b>2</b>
<b>5. Marking</b>	<b>2</b>
<b>6. Pin configuration and description</b>	<b>3</b>
6.1. Pin configuration	3
6.2. Pin description	3
<b>7. Limiting values</b>	<b>4</b>
<b>8. ESD ratings</b>	<b>5</b>
<b>9. Recommended operating conditions</b>	<b>5</b>
<b>10. Thermal information</b>	<b>6</b>
<b>11. Electrical characteristics</b>	<b>6</b>
<b>12. Detailed description</b>	<b>14</b>
12.1. USB Type-C and PD	14
12.2. D+/D- interface	15
12.3. I <sup>2</sup> C, GPIO functionality and ADC configurations	15
12.3.1. I <sup>2</sup> C functions	15
12.3.2. GPIO configurations	16
12.3.3. ADC channel divider ratios and peak sensing range	16
12.4. VBUS discharge	16
12.5. Power modes	16
12.5.1. Active mode (output active, all function block active)	17
12.5.2. Low-power mode (no connection)	17
12.6. External thermal sensing and protection	17
12.7. Dynamic system power management	17
12.8. Liquid detection	17
12.9. Memory and firmware programming	18
12.9.1. MTP ROM with ECC	18
12.9.2. Bit-lock function	18
12.9.3. Firmware programming and update	18
12.10. Boundary operation clarifications	19
12.10.1. Recommended and most favorable operating conditions	19
12.10.2. Load dump operating condition	19
12.10.3. Cold cranking operating condition	19
<b>13. Protections</b>	<b>19</b>
13.1. Overvoltage protection (OVP)/undervoltage protection (UVP)/undervoltage lockout (UVLO) and comparators for VBUS	19
13.2. Overvoltage protection (OVP) for CC1, CC2 and D+/D-	19
13.3. Short protection	19

13.4. V <sub>CONN</sub> OVP/UVP/RCP and V <sub>CONN</sub> current limit (OCP/SCP)	20
13.5. Thermal shutdown	20
<b>14. Application and implementation</b>	<b>20</b>
<b>15. Package outline</b>	<b>22</b>
<b>16. Abbreviations</b>	<b>23</b>
<b>17. Revision history</b>	<b>23</b>
<b>18. Legal information</b>	<b>24</b>

© Nexperia B.V. 2025. All rights reserved

For more information, please visit: <http://www.nexperia.com>

For sales office addresses, please send an email to: [salesaddresses@nexperia.com](mailto:salesaddresses@nexperia.com)

Date of release: 25 July 2025