74HC2G00-Q100; 74HCT2G00-Q100

Dual 2-input NAND gate Rev. 3 — 1 December 2023

Product data sheet

1. General description

The 74HC2G00-Q100; 74HCT2G00-Q100 is a dual 2-input NAND gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 V to 6.0 V
- CMOS low power dissipation
- Input levels:
 - For 74HC2G00-Q100: CMOS level
 - For 74HCT2G00-Q100: TTL level
- Symmetrical output impedance
- High noise immunity
- Balanced propagation delays
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

3. Ordering information

Table 1. Ordering information

Type number	Package						
	Temperature range	Name	Description	Version			
74HC2G00DP-Q100 74HCT2G00DP-Q100	-40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	<u>SOT505-2</u>			
74HC2G00DC-Q100 74HCT2G00DC-Q100	-40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	<u>SOT765-1</u>			


ne<mark>x</mark>peria

4. Marking

Type number	Marking code[1]
74HC2G00DP-Q100	H00
74HCT2G00DP-Q100	Т00
74HC2G00DC-Q100	H00
74HCT2G00DC-Q100	Т00


[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram



6. Pinning information

6.1. Pinning



6.2. Pin description

Symbol	Pin	Description
1A, 2A	1, 5	data input
1B, 2B	2, 6	data input
GND	4	ground (0 V)
1Y, 2Y	7, 3	data output
V _{CC}	8	supply voltage

7. Functional description

Table 4. Function table

H = HIGH voltage level; L = LOW voltage level.

Input	Output	
nA	nB	nY
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
I _{IK}	input clamping current	$V_{I} < -0.5 V \text{ or } V_{I} > V_{CC} + 0.5 V$ [1]	-	±20	mA
I _{OK}	output clamping current	$V_{\rm O} < -0.5 \text{ V or } V_{\rm O} > V_{\rm CC} + 0.5 \text{ V}$ [1]	-	±20	mA
lo	output current	$V_{\rm O} = -0.5 \text{ V to} (V_{\rm CC} + 0.5 \text{ V})$ [1]	-	25	mA
I _{CC}	supply current	[1]	-	50	mA
I _{GND}	ground current	[1]	-50	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _D	dynamic power dissipation	T _{amb} = -40 °C to +125 °C [2]	-	250	mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] For SOT505-2 (TSSOP8) package: P_{tot} derates linearly with 4.6 mW/K above 96 °C.

For SOT765-1 (VSSOP8) package: Ptot derates linearly with 4.9 mW/K above 99 °C.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	onditions 74HC2G00-Q100		74H	Unit			
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
	fall rate	V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V

10. Static characteristics

Table 7. Static characteristics

Voltages are referenced to GND (ground = 0 V). All typical values are measured at T_{amb} = 25 °C.

Symbol	Parameter	ParameterConditions-40 °C to +85 °C		5 °C	-40 °C to	Unit		
			Min	Тур	Max	Min	Max	
74HC2G	00-Q100	1		1		I	1	_
VIH	HIGH-level input	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	V
voltage	voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	V
V _{OH}	HIGH-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	voltage	I _O = -20 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	V
		I _O = -20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	V
		I _O = -20 μA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	V
		I _O = -4.0 mA; V _{CC} = 4.5 V	4.13	4.32	-	3.7	-	V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.63	5.81	-	5.2	-	V
V _{OL}	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$						
N	voltage	I _O = 20 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 6.0 V	-	0	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.33	-	0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V	-	0.16	0.33	-	0.4	V
l _l	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 6.0$ V	-	-	±1.0	-	±1.0	μA
I _{CC}	supply current	per input pin; $V_I = V_{CC}$ or GND; $I_O = 0 A$; $V_{CC} = 6.0 V$	-	-	10	-	20	μA
CI	input capacitance		-	1.5	-	-	-	pF
74HCT2	G00-Q100	1		1		I	1	-
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	V
VIL	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	0.8	-	0.8	V
V _{OH}	HIGH-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$						
	voltage	I _O = -20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	V
		I _O = -4.0 mA; V _{CC} = 4.5 V	4.13	4.32	-	3.7	-	V
V _{OL}	LOW-level output	V _I = V _{IH} or V _{IL}						
	voltage	I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V	-	0.15	0.33	-	0.4	V
I	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±1.0	-	±1.0	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5$ V	-	-	10	-	20	μA
ΔI _{CC}	additional supply current	per input; V_{CC} = 4.5 V to 5.5 V; V _I = V _{CC} - 2.1 V; I _O = 0 A	-	-	375	-	410	μA
Cı	input capacitance		-	1.5	-	-	-	pF

11. Dynamic characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); all typical values are measured at T_{amb} = 25 °C; for test circuit see Fig. 6.

Symbol	Parameter	Conditions		-40 °C to +85 °C			-40 °C t	Unit	
				Min	Тур	Max	Min	Max	1
74HC2G	00-Q100	1	I						
t _{pd}	propagation delay	nA and nB to nY; see Fig. 5	[1]						
		V _{CC} = 2.0 V		-	25	95	-	110	ns
		V _{CC} = 4.5 V		-	9	19	-	22	ns
		V _{CC} = 6.0 V		-	7	16	-	20	ns
t _t	transition time	see Fig. 5	[2]						
		V _{CC} = 2.0 V		-	18	95	-	125	ns
		V _{CC} = 4.5 V		-	6	19	-	25	ns
		V _{CC} = 6.0 V		-	5	16	-	20	ns
C _{PD}	power dissipation capacitance	$V_I = GND$ to V_{CC}	[3]	-	10	-	-	-	pF
74HCT2	G00-Q100	1							
t _{pd}	propagation delay	nA and nB to nY; see Fig. 5	[1]						
		V _{CC} = 4.5 V		-	12	24	-	29	ns
t _t	transition time	V _{CC} = 4.5 V; see <u>Fig. 5</u>	[2]	-	6	19	-	22	ns
C _{PD}	power dissipation capacitance	V_{I} = GND to V_{CC} - 1.5 V	[3]	-	10	-	-	-	pF

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[2] [3]

 t_t is the same as t_{TLH} and t_{THL} . C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

 C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$

Dual 2-input NAND gate

11.1. Waveforms and test circuit





Fig. 5. Propagation delay data input (nA, nB) to data output (nY) and transition time output (nY)

Table 9. Measurement points

Туре	Input	Output
	V _M	V _M
74HC2G00-Q100	0.5 x V _{CC}	0.5 x V _{CC}
74HCT2G00-Q100	1.3 V	1.3 V



 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator;

C_L = Load capacitance including jig and probe capacitance; R_L = Load resistance; S1 = Test selection switch.

Fig. 6. Test circuit for measuring switching times

Table 10. Test data

Туре	Input		Load	S1 position	
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}
74HC2G00-Q100	V _{CC}	≤ 6 ns	50 pF	1 kΩ	open
74HCT2G00-Q100	3 V	≤ 6 ns	50 pF	1 kΩ	open

74HC_HCT2G00_Q100

12. Package information

12.1. SOT505-2 (TSSOP8) package






Fig. 7. Package outline SOT505-2 (TSSOP8)

74HC_HCT2G00_Q100

Dual 2-input NAND gate

12.2. SOT765-1 (VSSOP8) package




Fig. 8. Package outline SOT765-1 (VSSOP8)

13. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
НВМ	Human Body Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74HC_HCT2G00_Q100 v.3	20231201	Product data sheet	-	74HC_HCT2G00_Q100 v.2		
Modifications:	• <u>Section 2</u> : ESD specification updated according to the latest JEDEC standard.					
74HC_HCT2G00_Q100 v.2	20181120	Product data sheet	-	74HC_HCT2G00_Q100 v.1		
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. 					
74HC_HCT2G00_Q100 v.1	20131107	Product data sheet	-	-		

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

 Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at <u>https://www.nexperia.com</u>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

Dual 2-input NAND gate

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Dual 2-input NAND gate

Contents

1. General description	.1
2. Features and benefits	. 1
3. Ordering information	.1
4. Marking	. 2
5. Functional diagram	.2
6. Pinning information	.2
6.1. Pinning	.2
6.2. Pin description	.2
7. Functional description	. 3
8. Limiting values	. 3
9. Recommended operating conditions	.3
10. Static characteristics	.4
11. Dynamic characteristics	.5
11.1. Waveforms and test circuit	6
12. Package information	. 7
12.1. SOT505-2 (TSSOP8) package	.7
12.2. SOT765-1 (VSSOP8) package	.8
13. Abbreviations	.9
14. Revision history	.9
15. Legal information	10

© Nexperia B.V. 2023. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 1 December 2023

74HC_HCT2G00_Q100