1. General description

The 74HC123-Q100; 74HCT123-Q100 is a dual retriggerable monostable multivibrator with reset. The basic output pulse width is programmed by selection of external components (R_{EXT} and C_{EXT}). Once triggered this basic pulse width may be extended by retriggering either of the edge triggered inputs ($n\overline{A}$ or nB). By repeating this process, the output pulse period (nQ = HIGH, $n\overline{Q} = LOW$) can be made as long as desired. Alternatively, an output delay can be terminated at any time by a LOW-going edge on input $n\overline{RD}$. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

Schmitt-trigger action in the $n\overline{A}$ and nB inputs, makes the circuit highly tolerant to slower input rise and fall times.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 V to 6.0 V
- · CMOS low power dissipation
- High noise immunity
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level B
- Complies with JEDEC standards:
 - JESD8C (2.7 V to 3.6 V)
 - JESD7A (2.0 V to 6.0 V)
- Input levels:
 - For 74HC123-Q100: CMOS level
 - For 74HCT123-Q100: TTL level
- · DC triggered from active HIGH or active LOW inputs
- Retriggerable for very long pulses up to 100 % duty factor
- · Direct reset terminates output pulse
- Schmitt-trigger action on all inputs except for the reset input
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of solder joints





3. Ordering information


Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74HC123D-Q100 74HCT123D-Q100	-40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1
74HC123PW-Q100 74HCT123PW-Q100	-40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1
74HC123BQ-Q100	-40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 × 3.5 × 0.85 mm	SOT763-1

4. Functional diagram








5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1 A	1	negative-edge triggered input 1
1B	2	positive-edge triggered input 1
1RD	3	direct reset LOW and positive-edge triggered input 1
1Q	4	active LOW output 1
2Q	5	active HIGH output 2
2CEXT	6	external capacitor connection 2
2REXT/CEXT	7	external resistor and capacitor connection 2
GND	8	ground (0 V)
2Ā	9	negative-edge triggered input 2
2B	10	positive-edge triggered input 2
2RD	11	direct reset LOW and positive-edge triggered input 2
2Q	12	active LOW output 2
1Q	13	active HIGH output 1
1CEXT	14	external capacitor connection 1
1REXT/CEXT	15	external resistor and capacitor connection 1
V _{CC}	16	supply voltage

6. Functional description

Table 3. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care; \ \uparrow = LOW-to-HIGH \ transition; \ \downarrow = HIGH-to-LOW \ transition; \ \downarrow = HIGH-to-L$

	Input		Out	put
nRD	nĀ	nB	nQ	nQ
L	X	X	L	Н
X	Н	X	L [1]	H [1]
X	X	L	L [1]	H [1]
Н	L	1	Л	П
Н	\	Н	Л	U
↑	L	Н	Л	Ţ

[1] If the monostable was triggered before this condition was established, the pulse will continue as programmed.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7	V
I _{IK}	input clamping current	$V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	-	±20	mA
I _{OK}	output clamping current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}$	-	±20	mA
Io	output current	except for pins nREXT/CEXT; V_O = -0.5 V to (V_{CC} + 0.5 V)	-	±25	mA
I _{CC}	supply current		-	50	mA
I _{GND}	ground current		-	-50	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	[1]	-	500	mW

^[1] For SOT109-1 (SO16) package: P_{tot} derates linearly with 12.4 mW/K above 110 °C. For SOT403-1 (TSSOP16) package: P_{tot} derates linearly with 8.5 mW/K above 91 °C. For SOT763-1 (DHVQFN16) package: P_{tot} derates linearly with 11.2 mW/K above 106 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	1C123-Q	100	74HCT123-Q100			Unit	
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
Δt/ΔV	input transition rise and fall	nRD input							
	rate	V _{CC} = 2.0 V	-	-	625	-	-	-	ns/V
		V _{CC} = 4.5 V	-	1.67	139	-	1.67	139	ns/V
		V _{CC} = 6.0 V	-	-	83	-	-	-	ns/V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max	
74HC123	3-Q100									
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V_{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
V _{OH}	HIGH-level	V _I = V _{IH} or V _{IL}								
	output voltage	I _O = -20 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I _O = -20 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -20 μA; V _{CC} = 6.0 V	5.9	6.0	-	5.9	-	5.9	-	V
		I_{O} = -4 mA; V_{CC} = 4.5 V	3.98	4.32	-	3.84	-	3.7	-	V
		I_{O} = -5.2 mA; V_{CC} = 6.0 V	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL}								
	output voltage	I _O = 20 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 20 μA; V _{CC} = 4.5 V	-	0	0.1	-	0.1	-	0.1	V
		I_{O} = 20 μ A; V_{CC} = 6.0 V	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4 mA; V _{CC} = 4.5 V	-	0.15	0.26	-	0.33	-	0.4	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
l _l	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0 \text{ V}$	-	-	8.0	-	80	-	160	μA
Cı	input capacitance		-	3.5	-	-	-	-	-	pF
74HCT12	23-Q100									
V_{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	1.6	-	2.0	-	2.0	-	V
V_{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	1.2	8.0	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -4 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 V$								
	output voltage	I _O = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 4.0 mA	-	0.15	0.26	-	0.33	-	0.4	V
I _I	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	±0.1	-	±1.0	-	±1.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	8.0	-	80	-	160	μΑ
ΔI _{CC}	additional supply current	per input pin; $I_O = 0$ A; $V_I = V_{CC} - 2.1$ V; other inputs at V_{CC} or GND; $V_{CC} = 4.5$ V to 5.5 V								
		pins nĀ, nB	-	35	125	-	160	-	170	μΑ
		pin nRD	-	50	180	-	225	-	245	μΑ
C _I	input capacitance		-	3.5	-	-	-	-	-	pF

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); C_L = 50 pF unless otherwise specified; for test circuit see Fig. 10.

Symbol	Parameter	Conditions		25 °C		-40 °C t	o +85 °C	-40 °C to	+125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	1
74HC12	3-Q100					1			-	
t _{pd}	propagation delay	$\overline{\text{NRD}}$, $\overline{\text{NA}}$, $\overline{\text{NB}}$ to $\overline{\text{NQ}}$ or $\overline{\text{NQ}}$; [1] $C_{\text{EXT}} = 0$ pF; $R_{\text{EXT}} = 5$ k Ω ; see Fig. 7								
		V _{CC} = 2.0 V	-	83	255	-	320	-	385	ns
		V _{CC} = 4.5 V	-	30	51	-	64	-	77	ns
		V _{CC} = 5 V; C _L = 15 pF	-	26	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	24	43	-	54	-	65	ns
		$\overline{\text{NRD}}$ (reset) to nQ or $\overline{\text{NQ}}$; C_{EXT} = 0 pF; R_{EXT} = 5 k Ω ; see Fig. 7								
		V _{CC} = 2.0 V	-	66	215	-	270	-	325	ns
		V _{CC} = 4.5 V	-	24	43	-	54	-	65	ns
		V _{CC} = 5 V; C _L = 15 pF	-	20	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	19	37	-	46	-	55	ns
t _t	transition time	see <u>Fig. 7</u> [1]								
		V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns
t _W	pulse width	nĀ LOW; see <u>Fig. 8</u>								
		V _{CC} = 2.0 V	100	8	-	125	-	150	-	ns
		V _{CC} = 4.5 V	20	3	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	2	-	21	-	26	-	ns
		nB HIGH; see Fig. 8								
		V _{CC} = 2.0 V	100	17	-	125	-	150	-	ns
		V _{CC} = 4.5 V	20	6	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	5	-	21	-	26	-	ns
		nRD LOW; see Fig. 9								
		V _{CC} = 2.0 V	100	14	-	125	-	150	-	ns
		V _{CC} = 4.5 V	20	5	-	25	-	30	-	ns
		V _{CC} = 6.0 V	17	4	-	21	-	26	-	ns
		nQ HIGH and n \overline{Q} LOW; [2] $V_{CC} = 5.0 \text{ V}$; see $\overline{\text{Fig. 8}}$ and $\overline{\text{Fig. 9}}$								
		C_{EXT} = 100 nF; R_{EXT} = 10 k Ω	-	450	-	-	-	-	-	μs
		$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega$	-	75	-	-	-	-	-	ns
t _{rtrig}	retrigger time	$n\overline{A}$, nB; C_{EXT} = 0 pF; [3] [4] R_{EXT} = 5 k Ω ; V_{CC} = 5.0 V; see Fig. 8	-	110	-	-	-	-	-	ns

Product data sheet

Symbol	Parameter	Conditions			25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Max	Min	Max	
R _{EXT}	external timing	see Fig. 5									
	resistor	V _{CC} = 2.0 V		10	-	1000	-	-	-	-	kΩ
		V _{CC} = 5.0 V		2	-	1000	-	-	-	-	kΩ
C _{EXT}	external timing capacitor	$V_{CC} = 5.0 \text{ V; see } \frac{\text{Fig. 5}}{}$	4]	-	-	-	-	-	-	-	pF
C _{PD}	power dissipation capacitance	per monostable; [$V_I = GND$ to V_{CC}	5]	-	54	-	-	-	-	-	pF
74HCT1	23-Q100										•
t _{PHL}	HIGH to LOW propagation delay	\overline{NRD} , \overline{NA} , \overline{NB} to \overline{NQ} or \overline{NQ} ; $\overline{C}_{EXT} = 0$ pF; $\overline{R}_{EXT} = 5$ kΩ; see Fig. 7									
		V _{CC} = 4.5 V		-	30	51	-	64	-	77	ns
		V _{CC} = 5 V; C _L = 15 pF		-	26	-	-	-	-	-	ns
		$\overline{\text{NRD}}$ (reset) to nQ or $\overline{\text{Q}}$; C_{EXT} = 0 pF; R_{EXT} = 5 k Ω ; see Fig. 7									
		V _{CC} = 4.5 V		-	27	46	-	58	-	69	ns
		V _{CC} = 5 V; C _L = 15 pF		-	23	-	-	-	-	-	ns
t _{PLH}	LOW to HIGH propagation delay	\overline{NRD} , \overline{nA} , \overline{nB} to \overline{nQ} or \overline{nQ} ; $C_{EXT} = 0$ pF; $R_{EXT} = 5$ kΩ; see Fig. 7									
		V _{CC} = 4.5 V		-	28	51	-	64	-	77	ns
		V _{CC} = 5 V; C _L = 15 pF		-	26	-	-	-	-	-	ns
		$\overline{\text{NRD}}$ (reset) to nQ or nQ; C_{EXT} = 0 pF; R_{EXT} = 5 kΩ; see Fig. 7									
		V _{CC} = 4.5 V		-	23	46	-	58	-	69	ns
		V _{CC} = 5 V; C _L = 15 pF		-	23	-	-	-	-	-	ns
t _t	transition time	V _{CC} = 4.5 V; see <u>Fig. 7</u> [1]	-	7	15	-	19	-	22	ns
t _W	pulse width	V _{CC} = 4.5 V									
		nĀ LOW; see Fig. 8		20	3	-	25	-	30	-	ns
		nB HIGH; see Fig. 8		20	5	-	25	-	30	-	ns
		nRD LOW; see Fig. 9		20	7	-	25	-	30	-	ns
		nQ HIGH and n \overline{Q} LOW; [Size No. 1] $V_{CC} = 5.0 \text{ V}$; see Fig. 8 and Fig. 9	2]								
		C_{EXT} = 100 nF; R_{EXT} = 10 k Ω		-	450	-	-	-	-	-	μs
		$C_{EXT} = 0 \text{ pF};$ $R_{EXT} = 5 \text{ k}\Omega$		-	75	-	-	-	-	-	ns
t _{rtrig}	retrigger time	$n\overline{A}$, nB; C_{EXT} = 0 pF; [3] [4 R_{EXT} = 5 k Ω ; V_{CC} = 5.0 V; see Fig. 8	4]	-	110	-	-	-	-	-	ns
R _{EXT}	external timing resistor	V _{CC} = 5.0 V; see <u>Fig. 5</u>		2	-	1000	-	-	-	-	kΩ
C _{EXT}	external timing capacitor	$V_{CC} = 5.0 \text{ V; see } \frac{\text{Fig. 5}}{}$	4]	-	-	-	-	-	-	-	pF

Symbol	Parameter	Conditions	25 °C		-40 °C to +85 °C		-40 °C to +125 °C		Unit	
			Min	Тур	Max	Min	Max	Min	Max	
C _{PD}	power dissipation capacitance	per monostable; [5] $V_I = GND$ to V_{CC} - 1.5 V	-	56	-	-	-	-	-	pF

- t_{pd} is the same as t_{PHL} and t_{PLH} ; t_t is the same as t_{THL} and t_{TLH} For other R_{EXT} and C_{EXT} combinations see <u>Fig. 5</u>. If $C_{EXT} > 10$ nF, the next formula is valid:

 $t_W = K \times R_{EXT} \times C_{EXT}$, where:

t_W = typical output pulse width in ns;

 R_{EXT} = external resistor in k Ω ;

C_{EXT} = external capacitor in pF;

K = constant = 0.45 for V_{CC} = 5.0 V and 0.55 for V_{CC} = 2.0 V, see <u>Fig. 6</u>.

The inherent test jig and pin capacitance at pins 15 and 7 (nREXT/CEXT) is approximately 7 pF.

The time to retrigger the monostable multivibrator depends on the values of R_{EXT} and C_{EXT}. The output pulse width will only be extended when the time between the active-going edges of the trigger input pulses meets the minimum retrigger time. If C_{EXT} >10 pF, the next formula (at V_{CC} = 5.0 V) for the setup time of a retrigger pulse is valid: $t_{rtrig} = 30 + 0.19 \times R_{EXT} \times C_{EXT}^{0.9} + 13 \times R_{EXT}^{1.05}$, where:

 t_{rtrig} = retrigger time in ns;

 C_{EXT} = external capacitor in pF; R_{EXT} = external resistor in k Ω .

The inherent test jig and pin capacitance at pins 15 and 7 (nREXT/CEXT) is 7 pF.

- When the device is powered-up, initiate the device via a reset pulse, when $C_{EXT} < 50 \text{ pF}$.
- [5] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) + 0.75 \times C_{EXT} \times V_{CC}^2 \times f_o + D \times 16 \times V_{CC}$ where:

f_i = input frequency in MHz;

fo = output frequency in MHz;


D = duty factor in %;

C_I = output load capacitance in pF;

V_{CC} = supply voltage in V;

C_{EXT} = timing capacitance in pF;

 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ sum of outputs.



 $V_{CC} = 5.0 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}.$


(1) $R_{EXT} = 100 \text{ k}\Omega$

(2) $R_{EXT} = 50 \text{ k}\Omega$

(3) $R_{EXT} = 10 k\Omega$

(4) $R_{FXT} = 2 k\Omega$


Fig. 5. Typical output pulse width as a function of the external capacitor value





 C_{EXT} = 10 nF; R_{EXT} = 10 k Ω to 100 k Ω . $T_{amb} = 25 \, ^{\circ}C.$


Fig. 6. 74HC123-Q100 typical 'K' factor as function of V_{CC}

10.1. Waveforms and test circuit









Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator;

C_L = Load capacitance including jig and probe capacitance;

R_L = Load resistance;

S1 = Test selection switch.

Fig. 10. Test circuit for measuring switching times


Table 8. Test data

Туре	Input		Load	S1 position	
	V _I	t _r , t _f	CL	R _L	t _{PHL} , t _{PLH}
74HC123-Q100	V _{CC}	6 ns	15 pF, 50 pF	1 kΩ	open
74HCT123-Q100	3 V	6 ns	15 pF, 50 pF	1 kΩ	open

11. Application information


11.1. Timing component connections

The basic output pulse width is essentially determined by the values of the external timing components R_{EXT} and C_{EXT} .




11.2. Power-up considerations

When the monostable is powered-up it may produce an output pulse, with a pulse width defined by the values of R_{EXT} and C_{EXT} . This output pulse can be eliminated using the circuit shown in Fig. 12.



11.3. Power-down considerations

A large capacitor C_{EXT} may cause problems when powering-down the monostable due to the energy stored in this capacitor. When a system containing this device is powered-down or a rapid decrease of V_{CC} to zero occurs, the monostable may sustain damage, due to the capacitor discharging through the input protection diodes. To avoid this possibility, use a damping diode (D_{EXT}) preferably a germanium or Schottky type diode able to withstand large current surges and connect as shown in Fig. 13.



12. Package outline




Fig. 14. Package outline SOT109-1 (SO16)




Fig. 15. Package outline SOT403-1 (TSSOP16)

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig. 16. Package outline SOT763-1 (DHVQFN16)

13. Abbreviations

Table 9. Abbreviations

Acronym	Abbreviation
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
			Change head	•	
74HC_HCT123_Q100 v.4	20240221	Product data sheet	-	74HC_HCT123_Q100 v.3	
Modifications:	 <u>Section 2</u>: ESD specification updated according to the latest JEDEC standard. <u>Fig. 14</u>, <u>Fig. 15</u>: Aligned SO and TSSOP package outline drawings to JEDEC MS-012 and MO-153 				
74HC_HCT123_Q100 v.3	20200903	Product data sheet	-	74HC_HCT123_Q100 v.2	
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. 				
	Legal texts have been adapted to the new company name where appropriate.				
	Section 1 and Section 2 updated.				
	• <u>Table 4</u> : Derating values for P _{tot} total power dissipation have been updated.				
74HC_HCT123_Q100 v.2	20150119	Product data sheet	-	74HC_HCT123_Q100 v.1	
Modifications:	• <u>Table 7</u> : Power dissipation capacitance condition for 74HCT123-Q100 is corrected.				
74HC_HCT123_Q100 v.1	20120801	Product data sheet	-	-	

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own triple.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

19 / 20

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	
4. Functional diagram	
5. Pinning information	
5.1. Pinning	
5.2. Pin description	
6. Functional description	
7. Limiting values	
8. Recommended operating conditions	
9. Static characteristics	
10. Dynamic characteristics	
10.1. Waveforms and test circuit	
11. Application information	
11.1. Timing component connections	
11.2. Power-up considerations	
11.3. Power-down considerations	
12. Package outline	
13. Abbreviations	
14. Revision history	
15. Legal information	
• • • • • • • • • • • • • • • • • • • •	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 21 February 2024

[©] Nexperia B.V. 2024. All rights reserved