

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS

DATA SHEET

74F13313-input NAND gate

Product specification Supersedes data of 1989 Oct 16 IC15 Data Handbook 1993 Jul 02





13-input NAND gate


74F133

FEATURE

• Industrial temperature range available (-40°C to +85°C)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F133	4.0ns	2.0mA

PIN CONFIGURATION



ORDERING INFORMATION


DESCRIPTION	COMMERCIAL RANGE V _{CC} = 5V ±10%, T _{amb} = 0°C to +70°C	INDUSTRIAL RANGE V_{CC} = 5V $\pm 10\%$, T_{amb} = -40° C to $+85^{\circ}$ C	PKG DWG #
16-pin plastic DIP	N74F133N	I74F133N	SOT38-4
16-pin plastic SO	N74F133D	I74F133D	SOT109-1

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW	
D0-D12	Data inputs	1.0/1.0	20μA/0.6mA	
Q	Data output	50/33	1.0mA/20mA	

NOTE: One (1.0) FAST unit load is defined as: 20μA in the High state and 0.6mA in the Low state.

LOGIC SYMBOL



IEC/IEEE SYMBOL




Product specification Philips Semiconductors

13-input NAND gate

74F133

LOGIC DIAGRAM



FUNCTION TABLE

	INPUTS												OUTPUT
D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	Q
Н	н н н н н н н н н н н											Н	L
	Any one input = L											Н	

NOTES:

H = High voltage level L = Low voltage level

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V _{CC}	Supply voltage		−0.5 to +7.0	V
V _{IN}	Input voltage		-0.5 to +7.0	V
I _{IN}	Input current		−30 to +5	mA
V _{OUT}	Voltage applied to output in High output state		−0.5 to V _{CC}	V
I _{OUT}	Current applied to output in Low output state		40	mA
_		Commercial range	0 to +70	°C
T _{amb}	Operating free-air temperature range	Industrial range	-40 to +85	°C
T _{stg}	Storage temperature range	-65 to +150	°C	

RECOMMENDED OPERATING CONDITIONS

CVMDOL	PARAMETER				UNIT		
SYMBOL	PARAMETER		MIN	NOM	MAX	UNII	
V _{CC}	Supply voltage	Supply voltage 4.5 5.0					
V _{IH}	High-level input voltage	2.0			V		
V _{IL}	Low-level input voltage			0.8	V		
I _{IK}	Input clamp current				-18	mA	
I _{OH}	High-level output current				-1	mA	
I _{OL}	Low-level output current			20	mA		
		Commercial range	0		+70	°C	
T _{amb}	Operating free-air temperature range	Industrial range	-40		+85	°C	

3 July 2, 1993

13-input NAND gate

74F133

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

					LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP NO TAG	MAX	UNIT		
V	High-level output voltage	$V_{CC} = MIN, V_{IL} = MAX$	±10%V _{CC}	2.5			V	
V _{OH}	nigh-level output voltage	$V_{IH} = MIN, I_{OH} = MAX$	±5%V _{CC}	2.7	3.4		V	
V	Low lovel output voltage	$V_{CC} = MIN, V_{IL} = MAX$	±10%V _{CC}		0.35	0.50	V	
V _{OL}	Low-level output voltage	$V_{IH} = MIN, I_{OL} = MAX$	±5%V _{CC}		0.35	0.50	V	
V_{IK}	Input clamp voltage	$V_{CC} = MIN, I_I = I_{IK}$		-0.73	-1.2	V		
I _I	Input current at maximum input voltage	$V_{CC} = MAX, V_I = 7.0V$			100	μΑ		
I _{IH}	High-level input current	$V_{CC} = MAX, V_I = 2.7V$				20	μΑ	
I _{IL}	Low-level input current	$V_{CC} = MAX, V_I = 0.5V$			-0.6	mA		
I _{OS}	Short-circuit output current ^{NO TAG}	$V_{CC} = MAX$	-60		-150	mA		
laa	Supply current (total)	V _{CC} = MAX			1.0	2.0	mA	
Icc	I _{CCL}	ACC - INIVY		2.5	4.0	IIIA		


NOTES:

- For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
 All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, IOS tests should be performed last.

AC ELECTRICAL CHARACTERISTICS

	PARAMETER			LIMITS							
SYMBOL		TEST CONDITION	$V_{CC} = +5.0V$ $T_{amb} = +25^{\circ}C$ $C_{L} = 50pF, R_{L} = 500\Omega$				0V ± 10% C to +70°C R _L = 500Ω	$V_{CC} = +5.0V \pm 10\%$ $T_{amb} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50\text{pF}, R_L = 500\Omega$		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
t _{PLH} t _{PHL}	Propagation delay Dn to Q	Waveform NO TAG	2.0 2.5	4.0 4.5	7.0 7.5	1.5 2.0	7.5 8.0	1.5 2.0	7.5 8.0	ns	

AC WAVEFORMS



Waveform 1. Propagation Delay for Data to Outputs

For all waveforms, $V_M = 1.5V$.


July 2, 1993

Philips Semiconductors Product specification

13-input NAND gate

74F133

TEST CIRCUIT AND WAVEFORMS



DEFINITIONS:

R_L = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of

pulse generators.

family	INP	INPUT PULSE REQUIREMENTS										
	amplitude	V_{M}	rep. rate	t _w	t _{TLH}	t _{THL}						
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns						

SF00006

5 July 2, 1993


Philips Semiconductors Product specification

13-input NAND gate

74F133

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	C	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

scale

10 mm

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT38-4				□ •	92-11-17 95-01-14	

1993 Jul 02 6


Philips Semiconductors Product specification

13-input NAND gate

74F133

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075		0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1330E DATE
SOT109-1	076E07S	MS-012AC				95-01-23 97-05-22

1993 Jul 02 7

Philips Semiconductors Product specification

13-input NAND gate

74F133

Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1993 All rights reserved. Printed in U.S.A.

Date of release: 10-93

Document order number: 9397-750-07371

Let's make things better.

Philips Semiconductors



