Product data sheet

1 General description

The 74ALVCH16600 is an 18-bit universal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CPAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A-bus data is stored in the flip-flop on the HIGH-to-LOW transition of CPAB. When OEAB is LOW, the outputs are active. When OEAB is HIGH, the outputs are in the high-impedance state. The HIGH clock can be controlled with the clock-enable inputs (CEBA and CEAB).

Data flow for B-to-A is similar to that of A-to-B, but uses OEBA, LEBA and CPBA.

To ensure the high impedance state during power up or power down, \overline{OEBA} and \overline{OEAB} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

2 Features and benefits


- CMOS low power consumption
- · MultiByte flow-through standard pin-out architecture
- Low inductance multiple V_{CC} and GND pins for minimum noise and ground bounce
- Direct interface with TTL levels (2.7 V to 3.6 V)
- Bus hold on data inputs
- Output drive capability 50 Ω transmission lines at 85 °C
- Current drive ±24 mA at 3.0 V
- Complies with JEDEC standards:
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM ANSI/ESDA/JEDEC JS-001 exceeds 2000 V
 - CDM JESD22-C101E exceeds 1000 V

ne<mark>x</mark>peria

3 Ordering information


Table 1. Ordering information					
Type number Package					
	Temperature range	Name	Description	Version	
74ALVCH16600DGG	−40 °C to +85 °C	TSSOP56	plastic thin shrink small outline package; 56 leads; body width 6.1 mm	SOT364-1	

4 Functional diagram




74ALVCH16600

18-bit universal bus transceiver; 3-state



5 Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description		
Symbol	Pin	Description
A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, A14, A15, A16, A17	3, 5, 6, 8, 9, 10, 12, 13, 14, 15, 16, 17, 19, 20, 21, 23, 24, 26	data inputs/outputs
B0, B1, B2, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15, B16, B17	54, 52, 51, 49, 48, 47, 45, 44, 43, 42, 41, 40, 38, 37, 36, 34, 33, 31	data outputs/inputs
OEAB, OEBA	1, 27	A to B / B to A output enable input (active LOW)
LEAB, LEBA	2, 28	A to B / B to A latch enable inputs (active HIGH)
CPBA, CPAB	30, 55	B to A / A to B clock inputs (active LOW)
CEBA, CEAB	29, 56	B to A / A to B clock enable inputs (active LOW)
GND	4, 11, 18, 25, 32, 39, 46, 53	ground (0 V)
V _{CC}	7, 22, 35, 50	supply voltage

6 Functional description

Table 3. Function selection ^{[1] [2]}

Operating mode	Inputs	Inputs					
	CEAB	OEAB	LEAB	CPAB	An	Bn	
Disabled	Х	Н	Х	Х	Х	Z	
Transparent	Х	L	Н	Х	Н	Н	
	Х	L	Н	Х	L	L	
Hold	н	L	L	Х	Х	NC	
Clock data & Display	L	L	L	Ļ	h	Н	
	L	L	L	Ļ	1	L	
Hold data & Display	L	L	L	Н	Х	NC	
	L	L	L	L	Х	NC	

[1] A-to-B data flow is shown; B-to-A flow is similar but uses CEBA, OEBA, LEBA, and CPBA.

I = LOW voltage level one set-up time prior to the enable or clock transition;

X = don't care;

NC = no change

 \downarrow = HIGH-to-LOW enable or clock transition;

Z = high-impedance OFF-state.

^[2] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the enable or clock transition;

L = LOW voltage level;

74ALVCH16600

Limiting values 7

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
VI	input voltage	data inputs [1]	-0.5	V _{CC} + 0.5	V
		control inputs [1]	-0.5	+4.6	V
Vo	output voltage	[1]	-0.5	V _{CC} + 0.5	V
I _{IK}	input clamping current	V ₁ < 0 V	-50	-	mA
I _{OK}	output clamping current	$V_{\rm O}$ > $V_{\rm CC}$ or $V_{\rm O}$ < 0 V	-	±50	mA
I _O	output current	$V_{O} = 0 V \text{ to } V_{CC}$	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ °C to } +85 \text{ °C}$ [2]	-	600	mW

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 For TSSOP56 packages: above 55 °C derate linearly with 8 mW/K.

Recommended operating conditions 8

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage	V_{CC} = 2.5 V: for maximum speed performance at C _L = 30 pF	2.3	2.7	V
		V_{CC} = 3.3 V: for maximum speed performance at C _L = 50 pF	3.0	3.6	V
VI	input voltage		0	V _{CC}	V
Vo	output voltage		0	V _{CC}	V
T _{amb}	ambient temperature	in free air	-40	+85	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 2.3 V to 3.0 V	0	20	ns/V
		V _{CC} = 3.0 V to 3.6 V	0	10	ns/V

18-bit universal bus transceiver; 3-state

9 Static characteristics

Table 6. Static characteristics

At recommended operating conditions. $T_{amb} = -40$ °C to +85 °C; Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур ^[1]	Max	Unit
V _{IH}	HIGH-level input	V _{CC} = 2.3 to 2.7 V	1.7	1.2	-	V
	voltage	V _{CC} = 2.7 to 3.6 V	2.0	1.5	-	V
VIL	LOW-level input	V _{CC} = 2.3 to 2.7 V	-	1.2	0.7	V
	voltage	V _{CC} = 2.7 to 3.6 V	-	1.5	0.8	V
V _{OH}	HIGH-level output	V _I = V _{IH} or V _{IL}				
	voltage	I_{O} = -100 µA; V_{CC} = 2.3 V to 3.6 V	V _{CC} - 0.2	V _{CC}	-	V
		I _O = -6 mA; V _{CC} = 2.3 V	V _{CC} - 0.3	V _{CC} - 0.08	-	V
		I _O = -12 mA; V _{CC} = 2.3 V	V _{CC} - 0.6	V _{CC} - 0.26	-	V
		I _O = -12 mA; V _{CC} = 2.7 V	V _{CC} - 0.5	V _{CC} - 0.14	-	V
		I _O = -12 mA; V _{CC} = 3.0 V	V _{CC} - 0.6	V _{CC} - 0.09	-	V
		I _O = -24 mA; V _{CC} = 3.0 V	V _{CC} - 1.0	V _{CC} - 0.28	-	V
V _{OL}	LOW-level output	$V_{I} = V_{IH} \text{ or } V_{IL}$				
	voltage	I_{O} = 100 µA; V_{CC} = 2.3 V to 3.6 V	-	GND	0.20	V
		I _O = 6 mA; V _{CC} = 2.3 V	-	0.07	0.40	V
		I _O = 12 mA; V _{CC} = 2.3 V	-	0.15	0.70	V
		I _O = 12 mA; V _{CC} = 2.7 V	-	0.14	0.40	V
		I _O = 24 mA; V _{CC} = 3.0 V	-	0.27	0.55	V
I	input leakage current	$V_{I} = V_{CC}$ or GND; $V_{CC} = 2.3$ V to 3.6 V	-	0.1	5	μA
I _{BHL}	bus hold LOW	V _{CC} = 2.3 V; V _I = 0.7 V	45	-	-	μA
	current	V _{CC} = 3.0 V; V _I = 0.8 V	75	150	-	μA
I _{BHH}	bus hold HIGH	V _{CC} = 2.3 V; V _I = 1.7 V	-45	-	-	μA
	current	V _{CC} = 3.0 V; V _I = 2.0 V	-75	-175	-	μA
I _{BHLO}	bus hold LOW overdrive current	V _{CC} = 3.6 V	500	-	-	μA
I _{BHHO}	bus hold HIGH overdrive current	V _{CC} = 3.6 V	-500	-	-	μA
I _{OZ}	OFF-state output current	V_{CC} = 2.7 V to 3.6 V; V_I = V_{IH} or V_{IL} ; V_O = V_{CC} or GND	-	0.1	10	μA
I _{CC}	supply current	V_{CC} = 2.3 to 3.6 V; V_{I} = V_{CC} or GND; I_{O} = 0 A	-	0.2	40	μA
ΔI _{CC}	additional supply current	$V_{I} = V_{CC} - 0.6 \text{ V}; I_{O} = 0 \text{ A};$ $V_{CC} = 2.3 \text{ V} \text{ to } 3.6 \text{ V}$	-	150	750	μA
CI	input capacitance		-	4.0	-	pF
C _{I/O}	input/output capacitance		-	8.0	-	pF

[1] All typical values are measured at T_{amb} = 25 $^\circ C.$

18-bit universal bus transceiver; 3-state

10 Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). $T_{amb} = -40$ °C to +85 °C; For test circuit, see Figure 10.

Symbol	Parameter	Conditions	Min	Тур ^[1]	Мах	Unit
-	propagation delay	An to Bn; Bn to An; Figure 6 [2]				
		V _{CC} = 2.3 V to 2.7 V	1.0	3.1	5.2	ns
		V _{CC} = 2.7 V	-	3.1	4.7	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.8	4.2	ns
		LEAB to Bn; LEBA to An; Figure 7 ^[2]				
		V _{CC} = 2.3 V to 2.7 V	1.0	3.6	6.2	ns
		V _{CC} = 2.7 V	-	3.4	5.5	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	3.1	4.9	ns
		CPAB to Bn; CPBA to An; Figure 7 [2]				
		V _{CC} = 2.3 V to 2.7 V	1.0	3.8	7.3	ns
		V _{CC} = 2.7 V	-	3.8	6.8	ns
		V _{CC} = 3.0 V to 3.6 V	1.3	2.9	5.7	ns
t _{en}	enable time	OEAB to Bn; OEBA to An; Figure 8 [2]				
		V _{CC} = 2.3 V to 2.7 V	1.0	3.1	6.5	ns
		V _{CC} = 2.7 V	-	3.3	6.3	ns
		V _{CC} = 3.0 V to 3.6 V	1.1	2.8	5.2	ns
t _{dis}	disable time	OEAB to Bn; OEBA to An; Figure 8 [2]				
		V _{CC} = 2.3 V to 2.7 V	1.0	2.8	5.1	ns
		V _{CC} = 2.7 V	-	3.3	4.7	ns
		V _{CC} = 3.0 V to 3.6 V	1.2	3.2	4.4	ns
t _w	pulse width	LEAB HIGH; LEBA HIGH; Figure 7				
		V _{CC} = 2.3 V to 2.7 V	3.3	1.6	-	ns
		V _{CC} = 2.7 V	3.3	1.0	-	ns
		V _{CC} = 3.0 V to 3.6 V	3.3	1.0	_	ns
		CPAB HIGH or LOW; CPBA HIGH or LOW; Figure 7				
		V _{CC} = 2.3 V to 2.7 V	3.3	2.0	-	ns
		V _{CC} = 2.7 V	3.3	1.4	-	ns
		V _{CC} = 3.0 V to 3.6 V	3.3	1.1	-	ns

74ALVCH16600

18-bit universal bus transceiver; 3-state

Symbol	Parameter	Conditions	Min	Тур ^[1]	Мах	Unit
t _{su} set-up time	set-up time	An to CPAB; Bn to CPBA; Figure 9				
		V _{CC} = 2.3 V to 2.7 V	1.3	-0.1	-	ns
		V _{CC} = 2.7 V	1.3	-0.4	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.2	-0.1	-	ns
		An to LEAB; Bn to LEBA; Figure 9				
		V _{CC} = 2.3 V to 2.7 V	1.2	0.1	-	ns
		V _{CC} = 2.7 V	1.1	-0.2	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.1	0.3	-	ns
		CEAB to CPAB; CEBA to CPBA; Figure 9				
		V _{CC} = 2.3 V to 2.7 V	0.7	-0.4	-	ns
		V _{CC} = 2.7 V	0.7	-0.7	-	ns
		V _{CC} = 3.0 V to 3.6 V	0.8	-0.2	-	ns
t _h	hold time	An to CPAB; Bn to CPBA; Figure 9				
		V _{CC} = 2.3 V to 2.7 V	1.5	0.6	-	ns
		V _{CC} = 2.7 V	1.8	0.4	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.5	0.4	-	ns
		An to LEAB; Bn to LEBA; Figure 9				
		V _{CC} = 2.3 V to 2.7 V	1.2	0.6	-	ns
		V _{CC} = 2.7 V	1.6	0.1	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.3	0.1	-	ns
		CEAB to CPAB; CEBA to CPBA; Figure 9				
		V _{CC} = 2.3 V to 2.7 V	1.4	2.0	-	ns
		V _{CC} = 2.7 V	1.7	0.6	-	ns
		V _{CC} = 3.0 V to 3.6 V	1.4	0.4	-	ns
f _{max}	maximum frequency	CPAB, CPBA; Figure 7				
		V _{CC} = 2.3 V to 2.7 V	150	335	-	MHz
		V _{CC} = 2.7 V	150	350	-	MHz
		V _{CC} = 3.0 V to 3.6 V	150	362	-	MHz
C _{PD}	power dissipation	per latch; V_{I} = GND to V_{CC} ^[3]				
	capacitance	output enabled	-	21	-	pF
		output disabled	-	3	-	pF

[1] Typical values are measured at T_{amb} = 25 °C

Typical values for V_{CC} = 2.3 V to 2.7 V are measured at V_{CC} = 2.5 V

Typical values for V_{CC} = 3.0 V to 3.6 V are measured at V_{CC} = 3.3 V [2] t_{pd} is the same as t_{PHL} and t_{PLH} ; t_{en} is the same as t_{PZH} and t_{PZH} ; t_{dis} is the same as t_{PHZ} and t_{PLZ} . [3] C_{PD} is used to determine the dynamic power dissipation (P_D in µW):

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;


 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs.}$

74ALVCH16600 **Product data sheet**

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

18-bit universal bus transceiver; 3-state


10.1 Waveforms and test circuit



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.


Figure 6. The input An, Bn to output Bn, An propagation delay times.



Measurement points are given in Table 8.


 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

Figure 7. Latch enable input LEAB, LEBA and clock input CPAB, CPBA to output Bn, An propagation delay times; pulse width and f_{max} of CPAB and CPBA



74ALVCH16600

18-bit universal bus transceiver; 3-state



Measurement points are given in Table 8.

The shaded areas indicate when the input is permitted to change for predictable output performance.

 V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.


Figure 9. Data set-up and hold times for An and Bn inputs to LEAB, LEBA, CPAB or CPBA inputs.

Table 8. Measurement points

Supply voltage	Input	nput Output				
V _{cc}	Vi	V _M	V _M	V _X	V _Y	
2.3 V to 2.7 V	V _{CC}	0.5 V _{CC}	0.5 V _{CC}	V _{OL} + 0.15 V	V _{OH} - 0.15 V	
2.7 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V	
3.0 V to 3.6 V	2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V	

74ALVCH16600

18-bit universal bus transceiver; 3-state



Tabl	e 9.	Test	data

Supply voltage	Input		Load		V _{EXT}		
V _{cc}	VI	t _r , t _f	CL	RL	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}
2.3 V to 2.7 V	V _{CC}	≤ 2.0 ns	30 pF	500 Ω	open	$2 \times V_{CC}$	GND
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	2 × V _{CC}	GND
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	$2 \times V_{CC}$	GND

18-bit universal bus transceiver; 3-state

11 Package outline




Figure 11. Package outline SOT364-1 (TSSOP56)

74ALVCH16600 Product data sheet

18-bit universal bus transceiver; 3-state

12 Abbreviations

Table 10. Abbreviations					
Acronym	Description				
CDM	Charged Device Model				
CMOS	Complementary Metal-Oxide Semiconductor				
DUT	Device Under Test				
ESD	ElectroStatic Discharge				
НВМ	Human Body Model				
TTL	Transistor-Transistor Logic				

13 Revision history

Table 11. Revision history								
Document ID	Release date	Data sheet status	Change notice	Supersedes				
74ALVCH16600 v.3	20180115	Product data sheet	-	74ALVCH16600 v.2				
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. 							
74ALVCH16600 v.2	19980924	Product specification	-	74ALVCH16600 v.1				
74ALVCH16600 v.1	19980801	Product specification	-	-				

14 Legal information

14.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

Please consult the most recently issued document before initiating or completing a design. [1]

The term 'short data sheet' is explained in section "Definitions".

[2] [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia

Right to make changes - Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74ALVCH16600 **Product data sheet**

18-bit universal bus transceiver; 3-state

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer

design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74ALVCH16600

18-bit universal bus transceiver; 3-state

Contents

1	General description	1
2	Features and benefits	1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	4
5.1	Pinning	
5.2	Pin description	5
6	Functional description	
7	Limiting values	6
8	Recommended operating conditions	6
9	Static characteristics	7
10	Dynamic characteristics	8
10.1	Waveforms and test circuit	10
11	Package outline	
12	Abbreviations	14
13	Revision history	14
14	Legal information	15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© Nexperia B.V. 2018.

All rights reserved.

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com

Date of release: 15 January 2018 Document identifier: 74ALVCH16600