74ALVC373

Octal D-type transparent latch; 3-state

Rev. 4 — 10 July 2023

Product data sheet

1. General description

The 74ALVC373 is an octal D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (\overline{OE}) inputs. When LE is HIGH, data at the inputs enter the latches. In this condition the latches are transparent, a latch output will change each time its corresponding D-input changes. When LE is LOW the latches store the information that was present at the inputs a set-up time preceding the HIGH-to-LOW transition of LE. A HIGH on \overline{OE} causes the outputs to assume a high-impedance OFF-state. Operation of the \overline{OE} input does not affect the state of the latches.

Schmitt trigger action on all inputs makes the device tolerant of slow rise and fall times.

This device is fully specified for partial power down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

2. Features and benefits

- Wide supply voltage range from 1.65 V to 3.6 V
- CMOS low power dissipation
- Overvoltage tolerant inputs to 3.6 V
- Direct interface with TTL levels
- I_{OFF} circuitry provides partial Power-down mode operation
- Latch-up performance exceeds 250 mA per JESD78 Class II.A
- Complies with JEDEC standards:
 - JESD8-7 (1.65 V to 1.95 V)
 - JESD8-5 (2.3 V to 2.7 V)
 - JESD8C/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Ordering information


Table 1. Ordering information

Type number	Package											
	Temperature range	Name	Description	Version								
74ALVC373D	-40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1								
74ALVC373PW	-40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1								
74ALVC373BQ	-40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 × 4.5 × 0.85 mm	SOT764-1								



Octal D-type transparent latch; 3-state


4. Functional diagram



Octal D-type transparent latch; 3-state

5. Pinning information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
D0, D1, D2, D3, D4, D5, D6, D7	3, 4, 7, 8, 13, 14, 17, 18	data input
LE	11	latch enable input (active HIGH)
ŌĒ	1	output enable input (active LOW)
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	2, 5, 6, 9, 12, 15, 16, 19	3-state latch output
V _{CC}	20	supply voltage
GND	10	ground (0 V)

Octal D-type transparent latch; 3-state

6. Functional description

Table 3. Functional table

H = HIGH voltage level; h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition; L = LOW voltage level; l = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition; X = don't care; Z = High-impedance OFF-state.

Operating modes	Input			Internal latch	Output
	OE	LE	Dn		Qn
Enable and read register	L	Н	L	L	L
(transparent mode)	L	Н	Н	Н	Н
Latch and read register	L	L	I	L	L
	L	L	h	Н	Н
Latch register and disable	Н	X	X	X	Z
outputs	Н	L	h	Н	Z

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
VI	input voltage	[1]	-0.5	+4.6	V
Vo	output voltage	output HIGH or LOW state [1]	-0.5	V _{CC} + 0.5	V
		output 3-state	-0.5	+4.6	V
		power-down mode; V _{CC} = 0 V	-0.5	+4.6	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
I _{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$	-	±50	mA
Io	output current	V _O = 0 V to V _{CC}	-	±50	mA
I _{CC}	supply current		-	100	mA
I _{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	$T_{amb} = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}$ [2]	-	500	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

^[2] For SOT163-1 (SO20) package: P_{tot} derates linearly with 12.3 mW/K above 109 °C. For SOT360-1 (TSSOP20) package: P_{tot} derates linearly with 10.0 mW/K above 100 °C. For SOT764-1 (DHVQFN20) package: P_{tot} derates linearly with 12.9 mW/K above 111 °C.

Octal D-type transparent latch; 3-state

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		1.65	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage	output HIGH or LOW state	0	V _{CC}	V
		output 3-state	0	3.6	V
		power-down mode; V _{CC} = 0 V	0	3.6	V
T _{amb}	ambient temperature	in free air	-40	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.65 V to 2.7 V	-	20	ns/V
		V _{CC} = 2.7 V to 3.6 V	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	Unit		
			Min	Typ [1]	Max	Min	Max		
V _{IH}	HIGH-level	V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}	-	-	0.65 × V _{CC}	-	V	
	input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	V	
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	V	
V _{IL}	LOW-level	V _{CC} = 1.65 V to 1.95 V	-	-	0.35 × V _{CC}	-	0.35 × V _{CC}	V	
	input voltage	V _{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	V	
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	-	0.8	V	
V _{OH}	HIGH-level	V _I = V _{IH} or V _{IL}							
	output voltage	out voltage $I_{O} = -100 \mu A;$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V}$		-	-	V _{CC} - 0.2	-	V	
		I _O = -6 mA; V _{CC} = 1.65 V	1.25	1.51	-	1.25	-	V	
		$I_O = -12 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	2.10	-	1.8	-	V	
		I _O = -18 mA; V _{CC} = 2.3 V	1.7	2.01	-	1.7	-	V	
		I_{O} = -12 mA; V_{CC} = 2.7 V	2.2	2.53	-	2.2	-	V	
		I _O = -18 mA; V _{CC} = 3.0 V	2.4	2.76	-	2.4	-	V	
		I _O = -24 mA; V _{CC} = 3.0 V	2.2	2.68	-	2.2	-	V	
V _{OL}	LOW-level	V _I = V _{IH} or V _{IL}							
	output voltage	I _O = 100 μA; V _{CC} = 1.65 V to 3.6 V	-	-	0.2	-	0.2	V	
		I _O = 6 mA; V _{CC} = 1.65 V	-	0.11	0.3	-	0.3	V	
		I _O = 12 mA; V _{CC} = 2.3 V	-	0.17	0.4	-	0.4	V	
		I _O = 18 mA; V _{CC} = 2.3 V	-	0.25	0.6	-	0.6	V	
		I _O = 12 mA; V _{CC} = 2.7 V	-	0.16	0.4	-	0.4	V	
		I _O = 18 mA; V _{CC} = 3.0 V	-	0.23	0.4	-	0.45	V	
		I _O = 24 mA; V _{CC} = 3.0 V	-	0.30	0.55	-	0.55	V	
I _I	input leakage current	V _{CC} = 3.6 V; V _I = 3.6 V or GND	-	±0.1	±5	-	±20	μΑ	

Octal D-type transparent latch; 3-state

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	-40 °C to	+125 °C	Unit
			Min	Typ [1]	Max	Min	Max	
l _{OZ}	OFF-state output current	$V_I = V_{IH} \text{ or } V_{IL};$ $V_{CC} = 1.65 \text{ V to } 3.6 \text{ V};$ $V_O = 3.6 \text{ V or GND}$	-	±0.1	±10	-	±80	μА
I _{OFF}	power-off leakage supply	$V_{CC} = 0 \text{ V};$ $V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V}$	-	±0.1	±10	-	±80	μΑ
I _{CC}	supply current	$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND};$ $I_O = 0 \text{ A}$	-	0.2	10	-	80	μA
ΔI _{CC}	additional supply current	per input pin; V _{CC} = 3.0 V to 3.6 V; V _I = V _{CC} - 0.6 V; I _O = 0 A	-	5	750	-	750	μА
Cı	input capacitance		-	3.5	-	-	-	pF

^[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Fig. 10.

Symbol	Parameter	Conditions	-40	°C to +85	°C	-40 °C to	+125 °C	Unit
			Min	Typ [1]	Max	Min	Max	
t _{pd}	propagation	Dn to Qn; see Fig. 6 [2]						
	delay	V _{CC} = 1.65 V to 1.95 V	1.0	2.5	5.4	1.0	6.2	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.0	3.5	1.0	4.0	ns
		V _{CC} = 2.7 V	1.0	2.3	3.6	1.0	4.1	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.2	3.3	1.0	3.8	ns
		LE to Qn; see Fig. 7						
		V _{CC} = 1.65 V to 1.95 V	1.0	2.8	6.0	1.0	6.9	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.1	3.8	1.0	4.4	ns
		V _{CC} = 2.7 V	1.0	2.4	3.7	1.0	4.3	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.3	3.3	1.0	3.8	ns
t _{en}	enable time	OE to Qn; see Fig. 8 [2]						
		V _{CC} = 1.65 V to 1.95 V	1.5	3.0	6.4	1.5	7.4	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.4	4.5	1.0	5.2	ns
		V _{CC} = 2.7 V	1.5	3.0	4.6	1.5	5.3	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.3	4.0	1.0	4.6	ns
t _{dis}	disable time	OE to Qn; see Fig. 8 [2]						
		V _{CC} = 1.65 V to 1.95 V	1.5	3.4	7.0	1.5	8.1	ns
		V _{CC} = 2.3 V to 2.7 V	1.0	2.2	4.4	1.0	5.1	ns
		V _{CC} = 2.7 V	1.5	2.8	4.4	1.5	5.1	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.7	4.4	1.0	5.1	ns
t _W	pulse width	LE pulse width HIGH; see Fig. 7						
		V _{CC} = 1.65 V to 1.95 V	3.8	1.0	-	3.8	-	ns
		V _{CC} = 2.3 V to 2.7 V	3.3	0.8	-	3.3	-	ns
		V _{CC} = 2.7 V	3.3	2.0	-	3.3	-	ns
		V _{CC} = 3.0 V to 3.6 V	3.3	2.2	-	3.3	-	ns

Octal D-type transparent latch; 3-state


Symbol	Parameter	Conditions	-40	°C to +85	°C	-40 °C to	+125 °C	Unit
			Min	Typ [1]	Max	Min	Max	
t _{su}	set-up time	Dn to LE; see Fig. 9						
		V _{CC} = 1.65 V to 1.95 V	0.8	0.1	-	0.8	-	ns
		V _{CC} = 2.3 V to 2.7 V	0.8	0.1	-	0.8	-	ns
		V _{CC} = 2.7 V	0.8	0.1	-	0.8	-	ns
		V _{CC} = 3.0 V to 3.6 V	0.8	0.1	-	0.8	-	ns
t _h	hold time	Dn to LE; see Fig. 9						
		V _{CC} = 1.65 V to 1.95 V	0.8	-0.1	-	0.8	-	ns
		V _{CC} = 2.3 V to 2.7 V	0.8	-0.2	-	0.8	-	ns
		V _{CC} = 2.7 V	0.8	-0.3	-	0.8	-	ns
		V _{CC} = 3.0 V to 3.6 V	0.7	-0.1	-	0.7	-	ns
C _{PD}	power dissipation	per latch; V_I = GND to V_{CC} ; [3] V_{CC} = 3.3 V						
	capacitance	outputs HIGH or LOW state	-	35	-	-	-	pF
		outputs 3-state	-	14	-	-	-	pF

- Typical values are measured at T_{amb} = 25 °C.

t_{pd} is the same as t_{PHL} and t_{PLH} ; t_{en} is the same as t_{PZH} and t_{PZL} ; t_{dis} is the same as t_{PHZ} and t_{PLZ} . C_{PD} is used to determine the dynamic power dissipation (P_D in μ W). $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where: f_i input frequency in MHz; f_o = output frequency in MHz; C_L = output load capacitance in pF; V_{CC} = supply voltage in V;

N = number of inputs switching; $\Sigma(C_L \times V_{CC})^2 \times f_0$ = sum of the outputs.


10.1. Waveforms and test circuit



Measurement points are given in Table 8.

V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig. 6. Input Dn to output Qn propagation delay times




Measurement points are given in Table 8.

V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Latch enable (LE) pulse width and latch enable input to output (Qn) propagation delays Fig. 7.


Octal D-type transparent latch; 3-state



Measurement points are given in Table 8.

 V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig. 8. Enable and disable times



Measurement points are given in Table 8.


The shaded areas indicate when the input is permitted to change for predicable output performance.


Fig. 9. The data set-up and hold times for Dn input to LE input

Table 8. Measurement points

Supply voltage	Input	Output		
V _{cc}	V _M	V _M	V _x	V _y
1.65 V to 1.95 V	0.5 × V _{CC}	0.5 × V _{CC}	V _{OL} + 0.15 V	V _{OH} - 0.15 V
2.3 V to 2.7 V	0.5 × V _{CC}	0.5 × V _{CC}	V _{OL} + 0.15 V	V _{OH} - 0.15 V
2.7 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V
3.0 V to 3.6 V	1.5 V	1.5 V	V _{OL} + 0.3 V	V _{OH} - 0.3 V

Octal D-type transparent latch; 3-state





Test data is given in Table 9.

Definitions for test circuit:

R_L = Load resistance;

 C_L = Load capacitance including jig and probe capacitance;

R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator;

 V_{EXT} = External voltage for measuring switching times.

Fig. 10. Test circuit for measuring switching times

Table 9. Test data


Supply voltage	Input		Load		V _{EXT}				
V _{CC}	V _I t _r , t _f		CL	R _L	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}		
1.65 V to 1.95 V	V _{CC}	≤ 2.0 ns	30 pF	1 kΩ	open	2 × V _{CC}	GND		
2.3 V to 2.7 V	V _{CC}	≤ 2.0 ns	30 pF	500 Ω	open	2 × V _{CC}	GND		
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	6 V	GND		
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	500 Ω	open	6 V	GND		

Octal D-type transparent latch; 3-state

11. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.3 0.1	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.1	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.05	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013				99-12-27 03-02-19

Fig. 11. Package outline SOT163-1 (SO20)

Octal D-type transparent latch; 3-state

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
	SOT360-1		MO-153				99-12-27 03-02-19

Fig. 12. Package outline SOT360-1 (TSSOP20)

Octal D-type transparent latch; 3-state




Fig. 13. Package outline SOT764-1 (DHVQFN20)

Octal D-type transparent latch; 3-state

12. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

13. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
74ALVC373 v.4	20230710	Product data sheet	-	74ALVC373 v.3	
Modifications:	Specifications for -40 °C to +125 °C added. Section 1 updated. Section 2: updated; ESD specification updated according to the latest JEDEC standard.				
74ALVC373 v.3	20210430	Product data sheet	-	74ALVC373 v.2	
Modifications:	 The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Section 1 updated. Section 2: Reference to JESD36 removed. Section 7: Derating values for P_{tot} total power dissipation removed (errata). Fig. 7 and Fig. 9 corrected. Package outline drawing SOT764-1 (DHVQFN20) updated. 				
74ALVC373 v.2	20071018	Product data sheet	-	74ALVC373 v.1	
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Section 3: DHVQFN20 package added. Section 7: derating values added for DHVQFN20 package. Section 11: outline drawing added for DHVQFN20 package. 				
74ALVC373 v.1	20020226	Product specification	-	-	

Product data sheet

Octal D-type transparent latch; 3-state

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by sustained.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

74ALVC373

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2023. All rights reserved

Octal D-type transparent latch; 3-state

Contents

2. Features and benefits13. Ordering information14. Functional diagram25. Pinning information35.1. Pinning35.2. Pin description36. Functional description47. Limiting values48. Recommended operating conditions59. Static characteristics510. Dynamic characteristics610.1. Waveforms and test circuit711. Package outline1012. Abbreviations1313. Revision history1314. Legal information14	1.	General description	1
4. Functional diagram	2.	Features and benefits	1
5. Pinning information 3 5.1. Pinning 3 5.2. Pin description 3 6. Functional description 4 7. Limiting values 4 8. Recommended operating conditions 5 9. Static characteristics 5 10. Dynamic characteristics 6 10.1. Waveforms and test circuit 7 11. Package outline 10 12. Abbreviations 13 13. Revision history 13	3.	Ordering information	1
5.1. Pinning	4.	Functional diagram	2
5.2. Pin description	5.	Pinning information	3
6. Functional description 4 7. Limiting values 4 8. Recommended operating conditions 5 9. Static characteristics 5 10. Dynamic characteristics 6 10.1. Waveforms and test circuit 7 11. Package outline 10 12. Abbreviations 13 13. Revision history 13	5.1	. Pinning	3
7. Limiting values	5.2	Pin description	3
8. Recommended operating conditions	6.	Functional description	4
9. Static characteristics 5 10. Dynamic characteristics 6 10.1. Waveforms and test circuit 7 11. Package outline 10 12. Abbreviations 13 13. Revision history 13	7.	Limiting values	4
10. Dynamic characteristics610.1. Waveforms and test circuit711. Package outline1012. Abbreviations1313. Revision history13	8.	Recommended operating conditions	5
10.1. Waveforms and test circuit	9.	Static characteristics	5
11. Package outline	10.	Dynamic characteristics	6
12. Abbreviations	10.	1. Waveforms and test circuit	7
13. Revision history13			
	11.	Package outline1	0
14. Legal information14		_	
	12.	Abbreviations1	3

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 10 July 2023

[©] Nexperia B.V. 2023. All rights reserved