74AHC2G241-Q100; 74AHCT2G241-Q100

Dual buffer/line driver; 3-state

Rev. 3 — 1 September 2023

Product data sheet

1. General description

The 74AHC2G241-Q100; 74AHCT2G241-Q100 is a dual buffer/line driver with 3-state outputs. The device can be used as two 1-bit buffers or one 2-bit buffer. The device features two output enables (1OE and 2OE), each controlling one of the 3-state outputs. A HIGH on nOE or LOW on nOE causes the associated output to assume a high-impedance OFF-state. Inputs are overvoltage tolerant. This feature allows the use of these devices as translators in mixed voltage environments.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 - Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 2.0 V to 5.5 V
- Overvoltage tolerant inputs to 5.5 V
- Input levels:
 - For 74AHC2G241-Q100: CMOS level
 - For 74AHCT2G241-Q100: TTL level
- CMOS low power dissipation
- Symmetrical output impedance
- · High noise immunity
- · Balanced propagation delays
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level A
- ESD protection:
 - HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
 - CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

3. Ordering information

Table 1. Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
74AHC2G241DP-Q100	-40 °C to +125 °C	TSSOP8	plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm	SOT505-2					
74AHC2G241DC-Q100 74AHCT2G241DC-Q100	-40 °C to +125 °C	VSSOP8	plastic very thin shrink small outline package; 8 leads; body width 2.3 mm	SOT765-1					




4. Marking

Table 2. Marking

Type number	Marking code[1]
74AHC2G241DP-Q100	A241
74AHC2G241DC-Q100	A41
74AHCT2G241DC-Q100	C41


[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

5. Functional diagram



6. Pinning information

6.1. Pinning



6.2. Pin description

Table 3. Pin description

Symbol	Pin	Description
1 OE	1	output enable input (active LOW)
1A	2	data input
2Y	3	data output
GND	4	ground (0 V)
2A	5	data input
1Y	6	data output
20E	7	output enable input (active HIGH)
V _{CC}	8	supply voltage

7. Functional description

Table 4. Function table

 $H = HIGH \text{ voltage level}; L = LOW \text{ voltage level}; X = don't care; Z = high-impedance OFF-state.}$

Input		Output	Input		Output
1 OE	1A	1Y	20E	2A	2Y
L	L	L	Н	L	L
L	Н	Н	Н	Н	Н
Н	X	Z	L	X	Z

8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7.0	V
VI	input voltage			-0.5	+7.0	V
I _{IK}	input clamping current	V _I < -0.5 V	[1]	-20	-	mA
I _{OK}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V	[1]	-	±20	mA
Io	output current	-0.5 V < V _O < V _{CC} + 0.5 V		-	±25	mA
I _{CC}	supply current			-	75	mA
I _{GND}	ground current			-75	-	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	T _{amb} = -40 °C to +125 °C	[2]	-	250	mW

^[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

9. Recommended operating conditions

Table 6. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74AH	IC2G241-	-Q100	74AH	CT2G241	-Q100	Unit
			Min	Тур	Max	Min	Тур	Max	
V_{CC}	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	-	-	100	-	-	-	ns/V
	fall rate	$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	-	-	20	-	-	20	ns/V

^[2] For SOT505-2 (TSSOP8) package: P_{tot} derates linearly with 4.6 mW/K above 96 °C. For SOT765-1 (VSSOP8) package: P_{tot} derates linearly with 4.9 mW/K above 99 °C.

10. Static characteristics

Table 7. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	-40 °C 1	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74AHC2	G241-Q100							1		
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V _{OH}	HIGH-level	V _I = V _{IH} or V _{IL}								
	output voltage	I _O = -50 μA; V _{CC} = 2.0 V	1.9	2.0	-	1.9	-	1.9	-	V
		I _O = -50 μA; V _{CC} = 3.0 V	2.9	3.0	-	2.9	-	2.9	-	V
		I _O = -50 μA; V _{CC} = 4.5 V	4.4	4.5	-	4.4	-	4.4	-	V
		I_{O} = -4.0 mA; V_{CC} = 3.0 V	2.58	-	-	2.48	-	2.40	-	V
		$I_O = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.8	-	3.70	-	V
V _{OL}	LOW-level	V _I = V _{IH} or V _{IL}								
	output voltage	I _O = 50 μA; V _{CC} = 2.0 V	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 3.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		$I_O = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
l _{OZ}	OFF-state output current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	0.25	-	2.5	-	10	μΑ
I _I	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	10	-	40	μΑ
C _I	input capacitance		-	1.5	10	-	10	-	10	pF

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74AHCT	2G241-Q100						1		1	
V _{IH}	HIGH-level input voltage	V _{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 V$								
	output voltage	Ι _Ο = -50 μΑ	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -8.0 mA	3.94	-	-	3.8	-	3.70	-	V
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 4.5 \text{ V}$								
		I _O = 50 μA	-	0	0.1	_	0.1	-	0.1	V
		I _O = 8.0 mA	-	-	0.36	_	0.44	-	0.55	V
l _{OZ}	OFF-state output current	$V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$	-	-	0.25	-	2.5	-	10	μA
I _I	input leakage current	V _I = 5.5 V or GND; V _{CC} = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	1.0	-	10	-	40	μA
ΔI _{CC}	additional supply current	per input pin; V_1 = 3.4 V; other inputs at V_{CC} or GND; I_O = 0 A; V_{CC} = 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
Cı	input capacitance		-	1.5	10	-	10	-	10	pF

11. Dynamic characteristics

Table 8. Dynamic characteristics

GND = 0 V; for test circuit see Fig. 6.

Symbol	Parameter	Conditions			25 °C		-40 °C	to +85 °C	-40 °C t	o +125 °C	Unit
				Min	Тур	Max	Min	Max	Min	Max	
74AHC2	G241-Q100							ı	1		
t _{pd}	propagation	nA to nY; see Fig. 3	[1]								
	delay	V _{CC} = 3.0 V to 3.6 V	[2]								
		C _L = 15 pF		-	4.7	8.0	1.0	9.5	1.0	11.5	ns
		C _L = 50 pF		-	6.6	11.5	1.0	13.0	1.0	14.5	ns
		V _{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	3.4	5.5	1.0	6.5	1.0	7.0	ns
		C _L = 50 pF		-	4.7	7.5	1.0	8.5	1.0	9.5	ns
t _{en}	enable time	1 OE to 1Y; see <u>Fig. 4</u>	[1]								
		V _{CC} = 3.0 V to 3.6 V	[2]								
		C _L = 15 pF		-	5.0	8.0	1.0	9.5	1.0	11.5	ns
		C _L = 50 pF		-	6.9	11.5	1.0	13.0	1.0	14.5	ns
		V _{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	3.6	5.1	1.0	6.0	1.0	6.5	ns
		C _L = 50 pF		-	4.9	7.5	1.0	8.5	1.0	9.5	ns
		20E to 2Y; see Fig. 5	[1]								
		V _{CC} = 3.0 V to 3.6 V	[2]								
		C _L = 15 pF		-	4.9	8.0	1.0	9.5	1.0	10.0	ns
		C _L = 50 pF		-	7.0	11.5	1.0	13.0	1.0	14.5	ns
		V _{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	3.6	5.6	1.0	6.3	1.0	7.0	ns
		C _L = 50 pF		-	5.4	8.0	1.0	9.0	1.0	9.5	ns
t _{dis}	disable time	1OE to 1Y; see Fig. 4	[1]								
		V _{CC} = 3.0 V to 3.6 V	[2]								
		C _L = 15 pF		-	6.0	9.7	1.0	11.5	1.0	12.5	ns
		C _L = 50 pF		-	8.3	13.2	1.0	15.0	1.0	16.5	ns
		V _{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	4.1	6.8	1.0	8.0	1.0	8.5	ns
		C _L = 50 pF		-	5.7	8.8	1.0	10.0	1.0	11.0	ns
		20E to 2Y; see Fig. 5	[1]								
		V _{CC} = 3.0 V to 3.6 V	[2]								
		C _L = 15 pF		-	6.3	9.7	1.0	11.5	1.0	12.5	ns
		C _L = 50 pF		-	9.0	13.2	1.0	15.0	1.0	16.5	ns
		V _{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	4.3	6.8	1.0	8.0	1.0	8.5	ns
		C _L = 50 pF		-	6.1	8.8	1.0	10.0	1.0	11.0	ns
C _{PD}	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}$; $f_i = 1 \text{ MHz}$; $V_I = \text{GND to } V_{CC}$	[4]	-	10	-	-	-	-	-	pF

Symbol	Parameter	Conditions			25 °C		-40 °C	to +85 °C	-40 °C to +125 °C		Unit
				Min	Тур	Max	Min	Max	Min	Max	
74AHCT	2G241-Q100						'			'	
t _{pd}	propagation	nA to nY; see Fig. 3	[1]								
	delay	V _{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	3.4	5.5	1.0	6.5	1.0	7.0	ns
		C _L = 50 pF		-	4.7	7.5	1.0	8.5	1.0	9.5	ns
t _{en}	enable time	1OE to 1Y; see Fig. 4	[1]								
		V _{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	3.9	5.1	1.0	6.0	1.0	6.5	ns
		C _L = 50 pF		-	5.1	7.5	1.0	8.5	1.0	9.5	ns
		20E to 2Y; see Fig. 5	[1]								
		V _{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	3.4	5.6	1.0	6.3	1.0	6.5	ns
		C _L = 50 pF		-	4.8	7.5	1.0	9.0	1.0	9.5	ns
t _{dis}	disable time	1OE to 1Y; see Fig. 4	[1]								
		V _{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	4.5	6.8	1.0	8.0	1.0	8.5	ns
		C _L = 50 pF		-	6.1	8.8	1.0	10.0	1.0	11.0	ns
		20E to 2Y; see Fig. 5	[1]								
		V _{CC} = 4.5 V to 5.5 V	[3]								
		C _L = 15 pF		-	4.0	6.8	1.0	8.0	1.0	8.5	ns
		C _L = 50 pF		-	5.7	8.8	1.0	10.0	1.0	11.0	ns
C _{PD}	power dissipation capacitance	per buffer; $C_L = 50 \text{ pF}$; $f_i = 1 \text{ MHz}$; $V_I = \text{GND to } V_{CC}$	[4]	-	10	-	-	-	-	-	pF

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

 t_{en} is the same as t_{PZL} and $t_{\text{PZH}}.$

- t_{dis} is the same as t_{PLZ} and t_{PHZ} . Typical values are measured at V_{CC} = 3.3 V.
- Typical values are measured at V_{CC} = 5.3 v.
 Typical values are measured at V_{CC} = 5.0 v.
 C_{PD} is used to determine the dynamic power dissipation P_D (μW).
 P_D = C_{PD} × V_{CC}² × f_i + ∑ (C_L × V_{CC}² × f_o) where:


f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts.

11.1. Waveforms and test circuit



Measurement points are given in Table 9.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 3. The input (nA) to output (nY) propagation delays




Fig. 4. The input (1 output 1Y enable and disable times





Fig. 5. The input (20E) to output 2Y enable and disable times

Table 9. Measurement points

Туре	Input	Output
	V _M	V _M
74AHC2G241-Q100	0.5V _{CC}	0.5V _{CC}
74AHCT2G241-Q100	1.5 V	0.5V _{CC}



Test data is given in Table 10.

Definitions test circuit:

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator;

C_L = Load capacitance including jig and probe capacitance;

R_L = Load resistance;

S1 = Test selection switch.

Fig. 6. Test circuit for measuring switching times

Table 10. Test data

Туре	Input		Load		S1 position			
	V _I	t _r , t _f	CL	R _L	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}	
74AHC2G241-Q100	V _{CC}	≤ 3 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}	
74AHCT2G241-Q100	3 V	≤ 3 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}	

12. Package outline

TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2




Fig. 7. Package outline SOT505-2 (TSSOP8)




Fig. 8. Package outline SOT765-1 (VSSOP8)

13. Abbreviations

Table 11. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 12. Revision history

Table 12. Revision history								
Document ID	Release date	Data sheet status	Change notice	Supersedes				
74AHC_AHCT2G241_Q100 v.3	20230901	Product data sheet	-	74AHC_AHCT2G241_Q100 v.2				
Modifications:	 <u>Section 1</u> and <u>Section 2</u> updated. <u>Section 2</u>: ESD specification updated according to the latest JEDEC standard. <u>Section 8</u>: Derating values for P_{tot} total power dissipation updated. 							
74AHC_AHCT2G241_Q100 v.2	20190116	Product data sheet	-	74AHC_AHCT2G241_Q100 v.1				
Modifications:	 The format of this data sheet has guidelines of Nexperia. Legal texts have been adapted to Type number 74AHCT2G241DP- 		the new compan					
74AHC_AHCT2G241_Q100 v.1	20130513	Product data sheet	-	-				

15. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or

equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General des	scription	1
2. Features an	nd benefits	1
3. Ordering in	formation	1
4. Marking		2
5. Functional	diagram	2
6. Pinning info	ormation	2
6.1. Pinning		2
6.2. Pin descrip	ption	2
	description	
8. Limiting val	lues	3
9. Recommend	ded operating conditions	3
10. Static char	racteristics	4
	haracteristics	
11.1. Waveform	ns and test circuit	8
	outline	
	ons	
14. Revision h	nistory	12
	rmation	

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 1 September 2023

[©] Nexperia B.V. 2023. All rights reserved