

## Pin FMEA for NXF6505 family




**Abstract:** This application note provides a Failure Modes and Effects Analysis (FMEA) for the device pins of Nexperia's NXF6505 family under typical failure situations.

**Keywords:** Failure Modes and Effects Analysis (FMEA), 1.2 A transformer driver

1. Introduction

The NXF6505A/B-Q100 is a specialized push-pull transformer driver that is designed for isolated power supplies in small form factors. This driver is capable of driving low-profile, center-tapped transformers from a 2.25V to 5.5V DC power supply.

The NXF6505A/B-Q100 features internal protection features such as current limiting, undervoltage lockout, thermal shutdown, and break-before-make circuitry, ensuring the device operates within safe limits. The device also includes a soft-start feature that prevents high inrush current during power-up with large load.



2. NXF6505 family overview

- Specified from -55 °C to +125 °C
- Push-pull driver for transformers, optimized for low EMI:
  - Slew-rate control output
  - Spread Spectrum Clocking (SSC)
- Internal switching frequency:
  - for NXF6505A-Q100: 160 kHz
  - for NXF6505B-Q100: 440 kHz
- Synchronization of multiple devices with external clock input
- Wide input voltage range: 2.25 V to 5.5 V
- High output drive: 1.2 A at 5 V supply
- 2.2A current limit at 5 V
- Thermal shutdown protection
- Small 6 pin SOT8061-1 (SC-74; TSOP-6) package
- ESD protection:
  - HBM:ANSI/ESDA/JEDEC JS-001 class 3A exceeds 6000 V
  - CDM:ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1500 V

3. Pin FMEA

This application note provides a Failure Modes and Effects Analysis (FMEA) for the device pins of Nexperia’s NXF6505 family under typical failure situations such as a short-circuit to V<sub>CC</sub> or GND or to a neighboring pin, or if a pin is left open.

A failure is classified according to its effect on the NXF6505 device and the functionality of the application; see [Table 1](#).

Table 1. Classification of failure effects

Class	Failure effect
A	damage to device
	affects application functionality
B	no damage to device
	may affect application functionality
C	no damage to device
	no affect to application functionality

Table 2. FMEA matrix for pins short-circuited to GND

Pin	Pin No	Class	Remarks
D1	1	A	Short circuit path between Vcc and ground through transformer winding and D1, causing high current to flow and possible damage to transformer. Output voltage out of designed spec.
Vcc	2	B	No isolated output voltage due to the absent of power.
D2	3	A	Short circuit path between Vcc and ground through transformer winding and D2, causing high current to flow and possible damage to transformer. Output voltage out of designed spec.
GND	4	C	Normal operation.
EN	5	B	Device disabled. Transformer is not actively driven.
CLK	6	B	No external clock, internal clock is driving the power MOSFETs.

Table 3. FMEA matrix for pins left open

Pin	Pin No	Class	Remarks
D1	1	B	One of the primary transformer windings does not store energy with D1 open. Secondary output supply is out of intended set-point.
Vcc	2	B	No switching action of D1/D2. Isolated output voltage does not build up.
D2	3	B	One of the primary transformer winding does not store energy with D2 open. Secondary output supply is out of intended set-point.
GND	4	B	No switching action of D1/D2. Isolated output voltage does not build up.
EN	5	B	Device disabled.
CLK	6	B	No external clock, internal clock is driving the power MOSFETs.

Table 4. FMEA matrix for pins short-circuited to supply

Pin	Pin No	Class	Remarks
D1	1	A	Potential difference between one of the transformer winding is zero caused by D1 stuck high. When D1 FET switches on, high current flows from supply to ground. Secondary output supply out of intended set-point.
Vcc	2	C	Normal operation
D2	3	A	Potential difference between one of the transformer winding is zero caused by D2 stuck high. When D2 FET switches on, high current flows from supply to ground. Secondary output supply out of intended set-point.
GND	4	B	No switching action of D1/D2. Secondary output voltage does not build up.
EN	5	B	Functionality to disable the device lost.
CLK	6	B	No external clock, internal clock is driving the power MOSFETs.

Table 5. FMEA matrix for pins short-circuited to adjacent pin

Pin	Pin No	Shorted to	Class	Remarks
D1	1	Vcc	A	Potential difference between one of the transformer winding is zero caused by D1 stuck high. When D1 FET switches on, high current flows from supply to ground. Secondary output supply out of intended set-point.
Vcc	2	D2	A	Potential difference between one of the transformer winding is zero caused by D2 stuck high. When D2 FET switches on, high current flows from supply to ground. Secondary output supply out of intended set-point.
D2	3	GND	C	Not considered. Corner pin.
GND	4	EN	B	Device disabled.
EN	5	CLK	B	If EN is tied high on PCB, external clock synchronization functionality is lost. If CLK is tied low on PCB, Device disabled.
CLK	6	D1	C	Not considered. Corner pin.

4. Revision history

Table 6. Revision history

Rev	Date	Description
AN90064 v.1	20250219	AN90064 initial version

## 5. Legal information

### Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

**Right to make changes** — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

List of Tables

Table 1. Classification of failure effects.....2

Table 2. FMEA matrix for pins short-circuited to GND..... 3

Table 3. FMEA matrix for pins left open..... 3

Table 4. FMEA matrix for pins short-circuited to supply..... 3

Table 5. FMEA matrix for pins short-circuited to adjacent pin.....4

Table 6. Revision history.....4

Contents

1. Introduction.....2

2. NXF6505 family overview.....2

3. Pin FMEA.....2

4. Revision history.....4

5. Legal information..... 5

© Nexperia B.V. 2025. All rights reserved

For more information, please visit: <http://www.nexperia.com>

For sales office addresses, please send an email to: [salesaddresses@nexperia.com](mailto:salesaddresses@nexperia.com)

Date of release: 19 February 2025