



AN90003

Thermal design guide for LFPAK56D and LFPAK33

Rev. 1.0 — 4 February 2019


application note

Document information

Information	Content
Keywords	Thermal design, LFPAK56D, LFPAK33
Abstract	Thermal design guide: estimate of MOSFET power dissipation capability depending on PCB design.

1. Introduction

This application note is a guide to assist design engineers in understanding the power dissipation limits of the LFPAK56D and LFPAK33 packages. The maximum power that a MOSFET can dissipate is considered as a function of the Printed Circuit Board (PCB) design, using some common configurations.



2. Simple configuration with a single layer

In this section, we will present the maximum power dissipation results for a simple PCB configuration using a single layer with varying copper area.

Results for the LFPAK56D and LFPAK33 packages are given, for the LFPAK56D with only one or with both MOSFETs conducting.

2.1. LFPAK56D

Set-up:

- 1 layer on the top
- MOSFET power dissipation is 0.1 W, 0.5 W and 1 W applied to each MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness is 2 oz./ft² (70 µm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied, i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer, see [Fig. 1](#).

In this analysis, we will examine the variation in device junction temperature (T_j) as a function of the top copper area.




Fig. 1. Copper area configuration: LFPAK56D, single top copper layer

The graph in [Fig. 2](#) captures two important factors:

- T_j depends greatly on length “x” and thus copper area, the bigger the area the better the thermal performance
- However, the ability of the top copper to provide heatsinking for the MOSFET shows a “law of diminishing returns”. In other words, we cannot keep on adding more copper area in the hope of continuing to reduce T_j . As can be seen from [Fig. 2](#) below, T_j will plateau at around 50 °C (for 0.5 W per MOSFET) no matter how much copper area we provide.

Care must be taken for T_j above 120 °C as PCB temperature directly under the transistor would be close to the MOSFET T_j .





Fig. 2. Junction temperature as a function of copper side length x for LFPAK56D

An alternative to the previous approach is to look at the maximum power allowed before reaching $T_{j(max)} = 175$ °C (MOSFET absolute max). Maximum power allowed is shown for different ambient temperature and copper length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB.

In [Fig. 3](#) the maximum power for the conditions given is as follows:


$T_{\text{amb}} = 20\text{ °C}$: Max power is 2.6 W per MOSFET ($2 \times 2.6\text{ W}$ permissible in this package)

$T_{\text{amb}} = 80\text{ °C}$: Max power is 1.65 W per MOSFET ($2 \times 1.65\text{ W}$ permissible in this package)



2.2. LPAK56D only one MOSFET active at a time

In a typical half bridge application only one MOSFET conducts at a time. In the graph below, Fig. 4, 1 W is dissipated in the left MOSFET (blue curve). We can see that 1 W dissipation in one MOSFET is not equivalent to 0.5 W dissipation in each of the two MOSFETs (yellow curve).




As can be seen temperature is higher in the case of one MOSFET dissipating 1 W than it is with two MOSFETs each dissipating 0.5 W. When only one MOSFET is active the second MOSFET does not make a significant contribution to the total dissipation capability - meaning that if one MOSFET is off the heating is not shared equally between the two. This is further explained by the thermal network shown in Fig. 6.

An alternative to the previous approach is to look at the maximum power allowed before reaching $T_{j(max)} = 175\text{ °C}$ (MOSFET absolute max). Maximum power allowed is shown for different ambient temperature and copper length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB.

In Fig. 5 the maximum power for the conditions given is as follows:


- $T_{amb} = 20\text{ °C}$: Max power is 3.35 W with only left MOSFET
- $T_{amb} = 80\text{ °C}$: Max power is 2.1 W with only left MOSFET



The concept of the second MOSFET half-sharing the thermal dissipation when turned off is not true – see [Fig. 6](#)

Dual MOSFET thermal resistance configuration:

We can see that the thermal path between both MOSFETs inside the package is highly resistive (100 K/W).



2.3. LPAK33

Set-up:

- 1 layer on the top
- MOSFET power dissipation is 0.1 W, 0.5 W and 1 W applied in the MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer. In this analysis, we will examine the variation in device junction temperature (T_j) as a function of top copper area.




Fig. 7. Copper area configuration: LFPAK33, single top copper layer

The graph in Fig. 8 captures two important factors:

- T_j depends greatly on length “x” and thus copper area, the bigger the area the better the thermal performance
- However, the ability of the top copper to provide heatsinking for the MOSFET shows a “law of diminishing returns”. In other words, we cannot keep on adding more copper area in the hope of continuing to reduce T_j . As can be seen from Fig. 8 below, T_j will plateau at around 40 °C (for 0.5 W per MOSFET) no matter how much copper area we provide.

Care must be taken for T_j above 120 °C as PCB temperature directly under the transistor would be close to the MOSFET T_j .




Fig. 8. Junction temperature as a function of copper side length x for LFPAK33


An alternative to the previous approach is to look at the maximum power allowed before reaching $T_{j(max)} = 175$ °C (MOSFET absolute max). Maximum power allowed is shown for different ambient temperature and copper length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB.

Thermal design guide for LFPAK56D and LFPAK33

In the graph below, [Fig. 9](#), the maximum power for the conditions given is as follows:

$T_{\text{amb}} = 20\text{ }^{\circ}\text{C}$: Max power is 3.7 W in the MOSFET

$T_{\text{amb}} = 80\text{ }^{\circ}\text{C}$: Max power is 2.4 W in the MOSFET



3. Usual configuration: 4 layers + vias

In this section, we will present the maximum power dissipation results for a PCB configuration using 4 layers + vias for dissipation on the bottom layer, with varying copper area.

Results for the LFPAK56D and LFPAK33 packages are given, for the LFPAK56D with only one or with both MOSFETs conducting.

3.1. LFPAK56D

Set-up:

- 4 layers + vias (vias number increases with the copper area with a maximum of 25 vias for each side)
- MOSFET power dissipation is 0.1 W, 0.5 W and 1 W applied to each MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness on all layers (external and internal) is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied i.e. only natural convection is modeled

The common PCB stack-up is 4 layers with vias under MOSFETs to create a dissipation path to the heatsink.

In this analysis, we will examine the variation in device junction temperature (T_j) as a function of top copper area. In [Fig. 10](#) below, we can see the vias configuration:




Fig. 10. Copper area configuration: LFPAK56D, 4 layers with vias





Table 1. Limitation of number of vias

X (mm)	vias configuration		
minimal footprint	2+2 vias	Maximum number of vias able to be inserted in the copper surface	Vias pitch 2.5 mm Vias side length 0.7 mm Copper thickness 70 µm No solder fill
6	9+9 vias		
8	12+12 vias		
10	20+20 vias		
15	25+25 vias	25 vias maximum	
20	25+25 vias		
25	25+25 vias		
30	25+25 vias		
35	25+25 vias		
40	25+25 vias		
50	25+25 vias		

The graph in Fig. 12 captures two important factors:

- T_j depends greatly on length “x” and thus copper area, the bigger the area the better the thermal performance
- However, the ability of the top copper to provide heatsinking for the MOSFET shows a “law of diminishing returns”. In other words, we cannot keep on adding more copper area in the hope of continuing to reduce T_j . As can be seen from the graph in Fig. 12, T_j will plateau at around 36 °C (for 0.5 W per MOSFET) no matter how much copper area we provide.

Care must be taken for T_j above 120 °C as the PCB temperature directly under the transistor would be close to the MOSFET T_j .




Thermal design guide for LFPAK56D and LFPAK33

An alternative to the previous approach is to look at the maximum power allowed before reaching $T_{j(max)} = 175\text{ °C}$ (MOSFET absolute max). Maximum power allowed is shown for different ambient temperature and copper length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB.

In the graph below, [Fig. 13](#) the maximum power for the conditions given is as follows:

$T_{amb} = 20\text{ °C}$: Max power is 5.3 W per MOSFET ($2 \times 5.3\text{ W}$ permissible in this package)


$T_{amb} = 80\text{ °C}$: Max power is 3.55 W per MOSFET ($2 \times 3.55\text{ W}$ permissible in this package)



3.2. LPAK56D only one MOSFET active at a time

In a typical half bridge application only one MOSFET conducts at a time. Fig. 14 below shows the results for 1 W applied to the left MOSFET (blue curve). We can see that 1 W dissipated in one MOSFET is not equivalent to 0.5 W dissipation in each of the two MOSFETs (yellow curve).


As can be seen temperature is higher in the case of one MOSFET conducting with 1 W than it is with two MOSFETs each dissipating 0.5 W.



An alternative to the previous approach is to look at the maximum power allowed before reaching $T_{j(max)} = 175\text{ °C}$ (MOSFET absolute max). Maximum power allowed is shown for different ambient temperature and copper length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB.

In Fig. 15 the maximum power for the conditions given is as follows:

- $T_{amb} = 20\text{ °C}$: Max power is 6 W with only left MOSFET
- $T_{amb} = 80\text{ °C}$: Max power is 4 W with only left MOSFET



As previously mentioned, when only one MOSFET is active the second MOSFET does not make a significant contribution to the total dissipation capability – see [Fig. 6](#).

3.3. LFPAK33

Set-up:

- 4 layers + vias (vias number increases with the copper area with a maximum of 25 vias for each side)
- MOSFET power dissipation is 0.1 W, 0.5 W and 1 W applied in the MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness on all layers (external and internal) is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied i.e. only natural convection is modeled

The common PCB stack-up is 4 layers with vias under the MOSFETs to create a dissipation path to the heatsink.

In this analysis, we will examine the variation in device junction temperature (T_j) as a function of top copper area.

In [Fig. 16](#) below, we can see the vias configuration:




Fig. 16. copper area configuration: LFPAK33, 4 layers with vias





Table 2. Vias configuration

X (mm)	vias configuration		
minimal footprint	1 via	Maximum number of vias able to be inserted in the copper surface	Vias pitch 2.5 mm Vias side length 0.7 mm Copper thickness 70 µm No solder fill
6	6 vias		
8	9 vias		
10	20 vias	25 vias maximum	
15	25 vias		
20	25 vias		
25	25 vias		
30	25 vias		
35	25 vias		
40	25 vias		
50	25 vias		

The graph [Fig. 18](#) captures two important factors:

- T_j depends greatly on length “x” and thus copper area, the bigger the area the better the thermal performance
- However, the ability of the top copper to provide heatsinking for the MOSFET shows a “law of diminishing returns”. In other words, we cannot keep on adding more copper area in the hope of continuing to reduce T_j . As can be seen from [Fig. 18](#) below T_j will plateau at around 33 °C (for 0.5 W per MOSFET) no matter how much copper area we provide.


Care must be taken for T_j above 120 °C as PCB temperature directly under the transistor would be close to the MOSFET T_j .



An alternative to the previous approach is to look at the maximum power allowed before reaching $T_{j(max)} = 175\text{ °C}$ (MOSFET absolute max). Maximum power allowed is shown for different ambient temperature and copper length. In this example the PCB temperature was not considered so care must be taken for the resulting heat on the PCB.

In the graph below the maximum power for the conditions given is as follows:

- $T_{amb} = 20\text{ °C}$: Max power is 6.5 W in the MOSFET
- $T_{amb} = 80\text{ °C}$: Max power is 4.3 W in the MOSFET



4. Placement advice for improved dissipation

In this section, we will present some results for two MOSFETs placed close to each other on a single layer PCB with varying copper area.

4.1. LFPAK56D

Simulation of two MOSFETs placed next to each other is carried out and checked against results seen in [section 2.1](#). The aim is to understand the dissipation effect that the two LFPAK56D have on one another.

Set-up

- 1 layer on the top side
- MOSFET power dissipation is 0.5 W applied to each MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 200 x 150 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness on all layers (external and internal) is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer. In this analysis, we will examine the variation in device junction temperature (T_j) as a function of top copper area.

- 2 mm gap between right and left copper layers
- Simulation carried out for different length “x”
- 0.5 W applied on each internal MOSFET





Fig. 20. Copper area configuration: LFPAK56D, single top copper layer

The graph in [Fig. 21](#) shows:

- The results (in green) are similar to the ones observed in [section 2.1](#) (slightly higher +3 °C)
- This is due to the low conductivity of FR4, despite only 2 mm gap it showed no heat transfer from one copper area to the other



4.2. LFPAK33

Simulation of two MOSFETs placed next to each other is carried out and checked against results seen in [section 2.3](#). The aim is to understand the dissipation effect that the two MOSFETs have on one another.

Set-up:

- 1 layer on the top
- MOSFET power dissipation is 0.5 W applied in the MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 200 x 150 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer. In this analysis, we will examine the variation in device junction temperature (T_j) as a function of top copper area.

- 2 mm gap between right and left copper layers
- Simulation carried out for different length "x"
- 0.5 W applied on each MOSFET




Fig. 22. Copper area configuration: LFPAK33, single top copper layer

The graph in [Fig. 24](#) shows:

- The results for $x > 20$ mm are similar to the ones observed in [section 2.3](#) (slightly higher +3 °C)
- This is due to the low conductivity of FR4, despite only 2 mm gap it showed no heat transfer from one copper area to the other
- For $x < 20$ mm results show up to 20 °C higher compared to the results from [section 2.3](#).
- This is due to the MOSFETs being brought closer to each other as a result of reduced copper area – note that in this case the space between MOSFETs is half the space between MOSFETs in the case of LFPAK56D

In [Fig. 23](#) you can see that for $x = 10$ mm, the distance between the LFPAK33 MOSFETs is approximately 10 mm. Less than 20 mm apart, the MOSFETs are close enough to heat each other, hence we start to see a temperature difference.




Fig. 23. Copper area configuration: 2 x LFPAK33, 2 x LFPAK56D; separation between MOSFETs




Fig. 24. Junction temperature as a function of copper side length x for 2 LFPAK33

5. Comparison between two LFPAK56 and one LFPAK56D, then one LFPAK56D and two LFPAK33

In this section we will present some comparative results for different package devices on a single layer board with varying copper area.

5.1. Two LFPAK56 to LFPAK56D

In this section the results of two single LFPAK56 MOSFETs are compared to the results of one dual LFPAK56D MOSFET (see [Section 2.1](#))

The aim is to highlight the benefit of using one LFPAK56D dual MOSFET instead of two single LFPAK56 MOSFETs.

Set-up:

- 1 layer on the top
- MOSFET power dissipation is 0.5 W applied to each MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness is 2 oz./ft² (70 µm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied, i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer. In this analysis, we will examine the variation in device junction temperature (T_j) as a function of top copper area.

- Same gap between copper layer was used for both single LFPAK56 and dual LFPAK56D
- Simulation carried out for different length “x”.
- 0.5 W applied on each MOSFET





Fig. 25. Copper area configuration: 1 x LFPAK56D, 2 x LFPAK56, single top copper layer

The graph in [Fig. 26](#) shows:

Thermal design guide for LFPAK56D and LFPAK33

- Overall two single LFPAK56 show better heat dissipation than one dual LFPAK56D by up to approximately 10 °C. This is due to the larger surface area of the LFPAK56 drain tab giving improved heat spreading and thermal dissipation.
- Note that the 10 °C is the relative figure between the two packages, the most important factor is the operating junction temperature
- If there is enough margin before reaching 175 °C at the junction, then LFPAK56D offers an attractive option due to its space saving



5.2. LFPAK56D to two LFPAK33

In this section the results of one dual LFPAK56D MOSFET are compared to the results of two single LFPAK33 MOSFETs (see [section 4.2](#))

Aim is to highlight the benefit of using one LFPAK56D dual instead of two single LFPAK33.

Set-up:

- 1 layer on the top
- MOSFET power dissipation is 0.5 W applied to each MOSFET
- Maximum junction temperature of 175 °C
- PCB material is standard FR4, 1.6 mm thickness, dimension 100 x 100 mm
- Maximum PCB operating temperature of 120 °C
- Copper thickness is 2 oz./ft² (70 μm)
- The PCB is suspended in free air at ambient temperature of 20 °C
- The simulation is carried out for conduction, convection and radiation heat transfer
- There is no forced air cooling applied, i.e. only natural convection is modeled

The simplest possible PCB stack-up is that of a single top copper layer. In this analysis, we will examine the variation in device junction temperature (T_j) as a function of top copper area.

- Same gap between copper layer was used for both single LFPAK33 and dual LFPAK56D
- Simulation carried out for different length "x"
- 0.5 W applied on each MOSFET




Fig. 27. Copper area configuration: 1 x LFPAK56D, 2 x LFPAK33, single top copper layer

The graph in Fig. 28 shows:

- Overall two single LFPAK33 show better heat dissipation than a dual LFPAK56D by up to approximately 5 °C. This is due to the larger drain surface area of the LFPAK33 offering better thermal dissipation, (less improvement than with LFPAK56 as LFPAK33 is a smaller package).
- Note that the 5 °C is the relative figure between the two packages, the most important factor is the operating junction temperature.
- If there is enough margin before reaching 175 °C at the junction, then LFPAK56D offers an attractive option due to all the advantages that one component offers versus two in terms of PCB layout, placement, cost effectiveness, etc.





Fig. 28. Junction temperature as a function of copper side length x for 1 LFPAK56D and 2 LFPAK33

6. Impact of $R_{th(j-mb)}$ compared to $R_{th(mb-a)}$

Dissipation losses from the MOSFET junction are not mainly limited by the thermal resistance $R_{th(j-mb)}$ as this is very low. The high thermal path for heat dissipation is presented by the thermal resistance $R_{th(mb-amb)}$ (mounting base to PCB to ambient).



Example: for the part number BUK7M15-60E (LPAK33, 15 mΩ, 60 V) the maximum thermal resistance junction to mounting base is 2.43 K/W:

Table 3. Thermal resistance BUK7M15-60E

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	Fig. 5	-	2.01	2.43	K/W

Using thermal simulation (Flotherm) with the following conditions:

0.5 W of losses in the MOSFET, air ambient is 20 °C, 35 μm copper, we can calculate some thermal resistance.

- $R_{th(j-mb)}$ is 0.8 K/W
 - This is a lower value than given in the data sheet due to the simulation using ideal conditions
- As can be seen in [Table 4](#) below, thermal resistance for other items have high value compared $R_{th j-mb}$
- The total thermal resistance, junction to ambient, is 59.4 K/W when using 65.4 °C as (ambient) reference point.

[Table 4](#) lists temperatures for different points captured in the simulation and shown in [Fig. 30](#).

Table 4. Breakdown of thermal resistance for a simple case

Thermal resistance part	Temperature (°C)	R_{th} (K/W)
Junction	95.1	-
Mounting base	94.7	0.8
PCB under MOSFET	88.6	12.2
PCB to the right of the MOSFET	86.6	4
Ambient air 0.5 mm over the top of the PCB	79.1	15

Thermal design guide for LPAK56D and LPAK33

Thermal resistance part	Temperature (°C)	R _{th} (K/W)
Ambient air 1 mm over the top of the PCB	65.4	27.4




Fig. 30. Thermal result, LPAK33, 0.5 W, 20 °C ambient

Due to the very low thermal resistance between junction and mounting base it is very important to take care of design surrounding the MOSFET, (i.e. thermal vias, copper area, heat sink, water cooling, air cooling), in order to reduce the total thermal resistance.

7. Conclusion

All the LFPAK packages offer a very good junction to mounting base thermal performance, meaning that the mounting base can be near to the junction temperature, but this is often limited by the PCB high temperature capability.

Having a MOSFET placed next to another doesn't have much impact on the thermal performance. This is due to PCB FR4 having a high thermal resistance and therefore little heat transfer occurs between the MOSFETs.

In all cases a configuration with 4 layers and vias substantially improves the dissipation, this is important especially for high losses.

Replacing two MOSFETs with a dual package is possible without incurring a large increase in temperature.

In all cases, to take full advantage of the very good thermal performance of the LFPAK packages, a very good thermal design surrounding the MOSFET is recommended and it is necessary to maintain the MOSFET in its safe operating area.

8. Revision history

Table 5. Revision history

Revision number	Date	Description
1.0	2019-02-04	Initial version of the document

9. Legal information

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

List of Tables

Table 1. Limitation of number of vias..... 10
Table 2. Vias configuration..... 14
Table 3. Thermal resistance BUK7M15-60E..... 23
Table 4. Breakdown of thermal resistance for a simple case..... 23
Table 5. Revision history..... 25

List of Figures

Fig. 1. Copper area configuration: LFPAK56D, single top copper layer.....	3	Fig. 27. Copper area configuration: 1 x LFPAK56D, 2 x LFPAK33, single top copper layer.....	22
Fig. 2. Junction temperature as a function of copper side length x for LFPAK56D.....	3	Fig. 28. Junction temperature as a function of copper side length x for 1 LFPAK56D and 2 LFPAK33.....	22
Fig. 3. Maximum permissible power dissipation as a function of copper side length x for LFPAK56D.....	4	Fig. 29. View of thermal resistances in and outside the MOSFET.....	23
Fig. 4. Junction temperature as a function of copper side length x for LFPAK56D; one MOSFET conducting.....	5	Fig. 30. Thermal result, LFPAK33, 0.5 W, 20 °C ambient..	24
Fig. 5. Maximum power as a function of side length x for LFPAK56D; one MOSFET conducting.....	5		
Fig. 6. Thermal resistance configuration.....	6		
Fig. 7. Copper area configuration: LFPAK33, single top copper layer.....	7		
Fig. 8. Junction temperature as a function of copper side length x for LFPAK33.....	7		
Fig. 9. Maximum permissible power dissipation as a function of copper side length x for LFPAK33.....	8		
Fig. 10. Copper area configuration: LFPAK56D, 4 layers with vias.....	9		
Fig. 11. Sectional view: LFPAK56D.....	10		
Fig. 12. Junction temperature as a function of copper side length x for LFPAK56D.....	10		
Fig. 13. Maximum permissible power dissipation as a function of copper side length x for LFPAK56D.....	11		
Fig. 14. Junction temperature as a function of copper side length x for LFPAK56D; one MOSFET.....	12		
Fig. 15. Power dissipation as a function of copper side length x for LFPAK56D; one MOSFET.....	12		
Fig. 16. copper area configuration: LFPAK33, 4 layers with vias.....	13		
Fig. 17. Sectional view: LFPAK33.....	14		
Fig. 18. Junction temperature as a function of copper side length x for LFPAK33.....	15		
Fig. 19. Maximum permissible power dissipation as a function of copper side length x for LFPAK33.....	15		
Fig. 20. Copper area configuration: LFPAK56D, single top copper layer.....	16		
Fig. 21. Junction temperature as a function of copper side length x for 2 LFPAK56D.....	17		
Fig. 22. Copper area configuration: LFPAK33, single top copper layer.....	18		
Fig. 23. Copper area configuration: 2 x LFPAK33, 2 x LFPAK56D; separation between MOSFETs.....	19		
Fig. 24. Junction temperature as a function of copper side length x for 2 LFPAK33.....	19		
Fig. 25. Copper area configuration: 1 x LFPAK56D, 2 x LFPAK56, single top copper layer.....	20		
Fig. 26. Junction temperature as a function of copper side length x for 2 LFPAK56 and 1 LFPAK56D.....	21		

Contents

1. Introduction.....	2
2. Simple configuration with a single layer.....	2
2.1. LFPAK56D.....	2
2.2. LFPAK56D only one MOSFET active at a time.....	5
2.3. LFPAK33.....	6
3. Usual configuration: 4 layers + vias.....	9
3.1. LFPAK56D.....	9
3.2. LFPAK56D only one MOSFET active at a time.....	12
3.3. LFPAK33.....	13
4. Placement advice for improved dissipation.....	16
4.1. LFPAK56D.....	16
4.2. LFPAK33.....	17
5. Comparison between two LFPAK56 and one LFPAK56D, then one LFPAK56D and two LFPAK33.....	20
5.1. Two LFPAK56 to LFPAK56D.....	20
5.2. LFPAK56D to two LFPAK33.....	21
6. Impact of $R_{th(j-mb)}$ compared to $R_{th(mb-a)}$.....	23
7. Conclusion.....	25
8. Revision history.....	25
9. Legal information.....	26

© Nexperia B.V. 2019. All rights reserved

For more information, please visit: <http://www.nexperia.com>
 For sales office addresses, please send an email to: salesaddresses@nexperia.com
 Date of release: 4 February 2019