Abstract

Battery line transients are discussed and simulated for Reverse Battery Protection (RBP) functions in 12 V, 24 V and 48 V battery systems. The MOSFETs used in these applications must have a drain-source voltage rating that is sufficient to survive the largest transient impressed across them and be able to dissipate any avalanche energy. Care must be taken to ensure RBP MOSFETs are properly enhanced when large currents are being demanded by the load. Guidance is provided to clarify that negative transients can cause avalanche in RBP circuits and how to design for this mode of operation.
1. Introduction

This application note examines the effect of applying a selection of conducted battery line transients to Reverse Battery Protection (RBP) circuits that use an N-Channel MOSFET. The battery line transients are described in ISO 21780:2020 for 48 V systems and in ISO 7637-2:2011, ISO 16750-2:2012 §4.6.4 for 12 V/24 V battery systems. These specifications apply to road vehicles.

Losses in RBP applications are predominantly due to conduction losses, i.e. current flow through the MOSFET channel on resistance, \( R_{DSon} \). To reduce dissipation in 12 V and 24 V systems the engineer has a choice to use a lower Drain to Source Voltage (\( V_{DS} \)) rated part to achieve a lower \( R_{DSon} \), e.g. BUK7Y4R8-60E. Dissipation is given by the product of the square of the drain current and channel resistance, \( I_D^2 \times R_{DSon} \) so changing from a 7.8 m\( \Omega \) part to a 4.8 m\( \Omega \) lowers dissipation by 4.8/7.8*100% or ~60%.

The intention here is to illustrate what is happening to the MOSFET (the immunity it has to the ISO pulse) in-circuit so that its safe operating parameters are respected. Examples are used for the illustrations with detailed narrative to explain the context of the test within the vehicle environment. Although the ISO specifications are largely prescriptive in some cases OEMs do have liberty to apply them in terms of specifying certain boundary conditions e.g. source generator voltage or resistance.

Interactive application note iAN50007 includes Cloud based simulations, where baseline circuits have been constructed. The reader is encouraged to visit the web page and experiment with those simulations within those boundary conditions. All circuitry is predicated upon N-Channel MOSFET devices operating in an ambient temperature of 23 ±5 °C per guideline. Five conducted immunity transients are discussed.

1. ISO 7637-2:2011 pulse 1 for 12 V systems having to be immune to supply line disconnections which produce large negative transients
2. ISO 7637-2:2011 pulse 1 for 24 V systems having to be immune to supply line disconnections which produce large negative transients
3. ISO 16750-2:2012 §4.6.4 for 12 V and 24 V systems with Test A applied for systems having to be immune to Unsuppressed Load Dump transients
4. ISO 16750-2:2012 §4.6.4 for 12 V and 24 V systems with Test B applied for those systems with Centralized Load Dump protection

The iso.org indicates at some future date replacement of the above by ISO/CD 7637-2 and ISO 16750-2 by ISO/AWI 16750.
2. ISO 7637-2 pulse 1

The specification makes mention of methods to monitor fast and slow emission transients but the focus here is on modelling the immunity test set up of the DUT. The wave shape is designed to mimic a situation where the battery supply is disconnected. Referring to Fig. 1, after disconnection from the source by S1 the Device Under Test (DUT) is exposed to the negative going voltages or back EMF transients produced by the collapse of magnetic fields in neighbour inductive loads on the same supply line as the DUT.

Examples of disconnection given in the specification are of a fuse being blown or pulled, there may be a disconnection/break in the harness supply or simply an open circuit as a result of turning off the ignition switch. Although in some systems the ignition line is simply a low current signal into a DUT which contains circuitry to switch on an external Main Power Relay or internal Solid State Relay, in this application note we consider the connections as described below.

Fig. 1 helps visualise how the DUT can be affected by the inductive loads in the system. Once S1 ignition switch opens the back EMF transient produced is conducted into the DUT. The load resistance in parallel with the DUT is that created by the other devices sharing the same power NET. The harness forms loop resistances with these neighbour devices. The Original Equipment Manufacturer has visibility of the system and can define the value of this parallel load resistance $R_s$ in the Customer Requirement Document.

![Circuit diagram that can produce ISO 7637-2 pulse 1](image)
2.1. Simulating the conducted immunity transient - test waveform

Fig. 1 indicates when such a conducted transient will develop. The wave shape shown in Fig. 2 and parameter settings given in Table 1 reveal the configuration of the ISO 7637-2 pulse 1 model used in the simulation. Note the specification allows for tolerance whereas the simulation models use the fixed values shown.

![ISO 7637-2 test pulse wave shape](image)

**Table 1. Parameters for ISO 7637-2 pulse 1**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Nominal 12 V system</th>
<th>12 V pulse model</th>
<th>Nominal 24 V system</th>
<th>24 V pulse model</th>
</tr>
</thead>
<tbody>
<tr>
<td>$U_A$</td>
<td>13.5 V ±0.5 V</td>
<td>13.5 V</td>
<td>27 V ±1 V</td>
<td>27 V</td>
</tr>
<tr>
<td>$U_s$</td>
<td>-75 V to -150 V</td>
<td>-75 V</td>
<td>-300 V to -600 V</td>
<td>-300 V</td>
</tr>
<tr>
<td>$R_i$</td>
<td>10 Ω</td>
<td>10 Ω</td>
<td>50 Ω</td>
<td>50 Ω</td>
</tr>
<tr>
<td>$t_d$</td>
<td>2 ms</td>
<td>2 ms</td>
<td>1 ms</td>
<td>1 ms</td>
</tr>
<tr>
<td>$t_r$</td>
<td>1 μs (+/−0.5 μs)</td>
<td>1 μs</td>
<td>3 μs</td>
<td>3 μs</td>
</tr>
<tr>
<td>$t_1$</td>
<td>≥ 0.5 s</td>
<td>0.5 s</td>
<td>≥ 0.5 s</td>
<td>0.5 s</td>
</tr>
<tr>
<td>$t_2$</td>
<td>200 ms</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_3$</td>
<td>&lt;100 μs</td>
<td>100 μs</td>
<td>&lt;100 μs</td>
<td>100 μs</td>
</tr>
</tbody>
</table>

$t_1$ shall be chosen such that it is the minimum time for the DUT to be correctly initialized before the application of the next pulse and shall be ≥ 0.5 s.

$t_3$ is the smallest possible time necessary between the disconnection of the supply source and the application of the pulse.

2.2. Simulating the conducted immunity transient - test setup

ISO 7637-2 goes into great detail of how to achieve the correct setup with the real world product, particularly how to verify the open load test waveform from the test generator. In simulation the situation is made easier in that the ISO transient source is configured to output the starting value of the battery voltage $U_A$ and then faithfully reproduces the remainder of the waveform.
2.3. Artificial network

Using an artificial network as in Fig. 3 removes real life variation in the measurement result which would otherwise occur from differences in vehicle wiring harness impedances. The network therefore provides a standard reference laboratory environment for equipment to determine the behaviour of electrical and electronic devices. In other words it is possible to test products at different accredited test houses and expect reliably comparable results from each.

Fig. 3. ISO 7637-2 artificial network

- Inductor L = 5 µH
- Internal resistance between terminals P and A < 5 mΩ
- Capacitor C = 0.1 µF for working voltages of 200 VAC 1,500 VDC
- Resistor R = 50 Ω

ISO 7637-2 indicates the frequency response of the network, where terminal A and B are shorted together and the impedance is obtained looking into P with respect to B, see Fig. 4. In simulation we can model the above response quite easily but having so many different real world circuit configurations it is not possible to faithfully model all of them. In lieu the baseline simulation offers an insight as to what happens to the MOSFET when the pulse appears inside the product.

Fig. 4. ISO 7637-2 artificial network frequency response
2.4. IAN50007 simulation 1: ISO 7637-2 Pulse 1 - 12 V

IAN50007 simulation 1 comprises ISO pulse generator, DUT with its corresponding thermal model and an additional circuit used to verify the avalanche capability against data sheet specs. The ISO generator outputs 500 pulses every 0.5 s. Its series resistance is set depending on the system battery voltage, it is 10 Ω in case of a 12 V system and 50 Ω for a 24 V.

The DUT is a series NMOS used to protect the load from reverse polarity conditions, feeding a parallel RC load. An ideal voltage generator is used to model a charge pump that would be needed in the actual application to correctly bias the gate of the MOSFET, ideally 10 V above the battery rail voltage. Additionally a BJT has been used to turn OFF the MOSFET (by shorting its gate to ground) when the reverse polarity condition is met.

The thermal model is used to monitor the variation in temperature of the junction. The Electrical Power to Heat Flow block is used to convert the electrical power calculated as $V_{DS} \times I_D$ into heat flow that the thermal circuit will be able to handle. This block is also useful to directly monitor the drain current and drain to source voltage of the MOSFET, simply by probing for $I_{sense}$ and $V_{sense}$, respectively. Notice how the ambient temperature is being set at 25 °C by using the Thermal Ambient Reference block at the bottom of the RC network.

An additional RC network has been added to the NMOS Cauer model in order to take into account the PCB thermal behaviour (FR4). Finally an additional circuit is used to verify that the MOSFET is operating within specification during avalanche. The avalanche test circuit is composed of an inductor of 7 mH with a series resistance of 5 Ω. These two components are chosen in order to replicate the conditions at which the MOSFET is subjected to when used in the ISO pulse circuit, during the avalanche event. The inductor is in fact charged at the same peak current of 6.7 A and the drain voltage is set at 66.2 V. Only afterwards, the switch is opened and the energy stored in the inductor is discharged through the MOSFET. The shape of the current and duration of the event remain almost the same.

An external thermal network is employed to verify that the junction temperature in the two cases reaches the same temperature, about 46 °C for a power peak of ~460 W.
2.5. IAN50007 simulation 2: ISO 7637-2 Pulse 1 - 24 V

The BUK7Y4R8-60E is seen connected in series with the bulk electrolytic capacitance and internal loads. As the negative transient appears on the supply line the MOSFET remains enhanced for a time. This means the Gate pin with respect to its Source pin \( V_{GS} \) remains positive and greater than its threshold voltage \( V_{GS(th)} \).

During enhancement the MOSFET places a Drain to Source channel resistance \( R_{DSon} \) in parallel with its Source to Drain DIODE. Additionally the MOSFET allows Drain current to flow in either direction through the channel resistance.

Energy stored in the bulk electrolytic capacitance can be drained by the negative-going pulse from the generator. Nexperia defines \( V_{GS(th)} \) when 1 mA Drain current flows in the channel. \( V_{GS(th)} \) has a negative temperature coefficient.

Since Electromagnetic Compliance Testing (EMC) is conducted in an ambient close to 25 °C we should expect the threshold to be somewhere below 4 V as indicated in Fig. 7 below. Hence as the battery supply becomes more negative at some point the charge pump will turn off and \( V_{GS} \) will fall below its \( V_{GS(th)} \). The MOSFET enters its sub-threshold region (turns OFF).

Nexperia guarantees the MOSFET to be in its sub-threshold region (DIODE mode) if \( V_{GS} \leq 1 \) V for any temperature. The simulation uses a BJT to switch off the gate bias when \( V_{GS} \leq 1 \) V.

---

Visit the IAN50007 interactive application note page to explore this simulation further.

Fig. 6. IAN50007 simulation 2: ISO 7637-2 Pulse 1 - 24 V

---

**Table 1. BUK7Y4R8-60E data sheet \( V_{GS(th)} \) characteristic**

| \( V_{GS(th)} \) | gate-source threshold voltage | \( I_{D} = 1 \) mA; \( V_{DS} = V_{GS}; T_{j} = 25 \) °C; Fig. 8; Fig. 10 | 2.4 | 3 | 4 | V
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{D} = 1 ) mA; ( V_{DS} = V_{GS}; T_{j} = -55 ) °C; Fig. 9</td>
<td>-</td>
<td>-</td>
<td>4.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( I_{D} = 1 ) mA; ( V_{DS} = V_{GS}; T_{j} = 175 ) °C; Fig. 9</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>
Applying ISO standard conducted transients to MOSFETs in 12 V, 24 V and 48 V systems

Fig. 8. BUK7Y4R8-60E sub-threshold

As the pulse continues in its negative direction the MOSFET, now behaving as a blocking DIODE, will begin to leak appreciably when the negative bias across it reaches a voltage 10% greater than the MOSFETs rated $V_{DS}$ and by 30% will be in full avalanche.

The test requires 500 pulses to be applied. Each time the voltage across the device exceeds $-1.3 \times V_{DS}$ rating, the MOSFET will be in avalanche. We have a choice either to ensure the component can withstand the repetitive avalanche energy or prevent avalanche by fitting a TVS suppressor across the product’s battery supply.

Note: an optional bidirectional TVS is shown. Dependent on budget and PCB real estate available this may be two anti-series unidirectional types or one bidirectional as shown in Fig. 9.

Fig. 9. ISO 7637-2 Pulse 1 - potential to cause MOSFET avalanche

Note: from the above statement we have an expression for the avalanche breakdown voltage: $V_{BR} \approx 1.3 \times V_{BR,DSS}$. The negative sign in the description (not present in the above expression) is only to indicate that a negative bias is being applied to the anode with respect to the cathode to cause avalanche. Normally we consider the reverse bias case as a positive bias being applied to the cathode with respect to the anode as shown in the graph of Fig. 10.
Applying ISO standard conducted transients to MOSFETs in 12 V, 24 V and 48 V systems

\[ V_{\text{BRIDSS}} \]

\[ V_{\text{DD}} \]

\[ \text{time} \]

\[ t_{\text{AL}} \]

Fig. 10. Drain-source voltage, \( V_{\text{DS}} \)

- \( V_{\text{BRIDSS}} \) is the breakdown voltage when 250 µA leaks through the reverse biased diode
- \( V_{\text{BRIDSS}} \) is stated in the data sheet for a particular device
- \( V_{\text{DD}} \) shown in Fig. 10 is the equivalent of system voltage \( U_A \).

The simulation shows the voltage, current and power dissipated by the MOSFET diode during the negative transient event when connected as an RBP pass element as above. What is needed is some way to reliably replicate the exposure of the MOSFET to the energy normally seen in an avalanche event and decide whether the 500 ISO pulses can be considered as repetitive or single events. Hence there are two circuits in the simulation one for the RBP above and the other for an avalanche (AKA Unclamped Inductive Switching or UIS) event.

The diagrams below show the anatomy of the UIS waveform. Note the controlled linear current ramp produced by having an inductive load which helps to accurately describe the energy dissipated by the MOSFET during the event.

Fig. 11. Gate-source voltage \( V_{\text{GS}} \)

Fig. 12. Drain-source voltage \( V_{\text{DS}} \)

Fig. 13. Drain current, \( I_D \)

Fig. 14. Peak drain-source avalanche power, \( P_{\text{DS(AL)M}} \)

Fig. 15. Transient junction temperature profile of MOSFET during an avalanche event

Fig. 16 below shows how the single event above translates to repetitive UIS. As long as the energy absorbed by the MOSFET remains within safe operating limits for one event the MOSFET is expected to survive \( > 100 \times 10^6 \) avalanche events, refer to Fig. 17. Having only 500 ISO pulses applied, the task here is to ensure the device can survive that first ISO pulse.
Applying ISO standard conducted transients to MOSFETs in 12 V, 24 V and 48 V systems

The current profile of the 12 V UIS simulation has been modified with a 7 mH inductance such that the current peak, rise and fall times closely match that of the current profile of the 12 V RBP MOSFET. The combinational graph shown in Fig. 18 (MOSFET waveforms) is taken from simulation for the RBP MOSFET and Fig. 19 (Avalanche current) is taken from the avalanche analogy.

![Fig. 16: Drain-source voltage, V_{DS} and repetitive drain-source avalanche current, I_{DS(AL)R}](image)

![Fig. 17: Repetitive avalanche rating; maximum number of avalanche events as a function of avalanche energy](image)

![Fig. 18: ISO 7637-2 - 12 V Pulse 1 - MOSFET Q1 waveforms](image)

![Fig. 19: ISO 7637-2 - 12 V Pulse 1 - MOSFET Q1 and Q2 avalanche current waveforms](image)
Applying ISO standard conducted transients to MOSFETs in 12 V, 24 V and 48 V systems

Fig. 20. ISO 7637-2 - 12 V Pulse 1 - MOSFET Q1 and Q2 junction temperature waveforms

Curve (1) of Fig. 21 is the reference curve for safe operation of the BUK7Y4R8-60E for a single event with a junction temperature $T_j$ starting from 25 °C.

Fig. 21. BUK7Y4R8-60E avalanche rating; avalanche current as a function of avalanche time
Applying ISO standard conducted transients to MOSFETs in 12 V, 24 V and 48 V systems

Referring to Fig. 14, the peak drain-source avalanche power \( P_{DS(AL)M} \) dissipated in the MOSFET was shown to be the product of the breakdown voltage \( V_{BR} \) and the non-repetitive drain-source avalanche current \( I_{DS(AL)S} \):

\[
E_{DS(AL)S} = \frac{P_{DS(AL)M} \times t_{AL}}{2}
\]

The avalanche simulation gives values for breakdown voltage, avalanche time and peak breakdown current:

- \( V_{BR} = 1.3 \times 60 = 78 \text{ V} \)
- \( t_{AL} = 86.5016 - 86.5011 = 500 \text{ µs} \)
- \( I_{pk} = 6.7111498 \text{ A} \)

Substituting these values in Eq. 1 we obtain:

\[
E_{DS(AL)S} = \frac{(78 \text{ V} \times 6.7111498 \text{ A} \times 500 \text{ µs})}{2} = 130.87 \text{ mJ}, \text{ which can be safely absorbed by the MOSFET.}
\]

Adding coordinate lines for \( I_{AL} = 6.7 \text{ A} \) and \( t_{AL} = 500 \text{ µs} \) to the graph shown in Fig. 21 confirms we are well inside the safe operating area inscribed by curve (1).

| \( E_{DS(AL)S} \) | non-repetitive drain-source avalanche energy | \( I_{D} = 100 \text{ A}; V_{sup} \leq 60 \text{ V}; R_{GS} = 50 \Omega; V_{GS} = 10 \text{ V}; T_{j(init)} = 25 \text{ °C}; \text{ unclamped}; \text{ Fig. 3} \) | \[2][3] | - | 199 | mJ |
|-----------------|-------------------------------------------|-----------------------------|-------------------|------------------|------------------|
| \( V_{BR(DS)} \) | drain-source breakdown voltage | \( I_{D} = 250 \mu\text{A}; V_{GS} = 0 \text{ V}; T_{j} = 25 \text{ °C} \) | 60 | - | - | V |
|                 |                            | \( I_{D} = 250 \mu\text{A}; V_{GS} = 0 \text{ V}; T_{j} = -55 \text{ °C} \) | 54 | - | - | V |

Fig. 22. BUK7Y4R8-60E data sheet extract: \( E_{DS(ALS)} \) and \( V_{BR(DS)} \).
3. ISO 16750-2 section 4.6.4 load dump

Consider what would happen if for instance a vehicle were undergoing maintenance while the engine was running. The alternator is charging the battery and providing power for the vehicle and in good regulation holding the battery supply lines somewhere between 13.5 V to 14.5 V, typically 14.2 V for a nominal 12 V system.

An alternator’s output is controlled by the current flow in the field winding. The larger the field current the greater the output current from the alternator. Stator and field windings have large inductances so changes in field current to provide regulation follow a trend rather than a step.

Assume the battery is in a poor state of charge and providing a heavy load when it is disconnected from the system. This loss of load (load dump) is a step change which happens much faster than the regulator’s ability to reduce the current in the field winding. The energy available from the alternator at this time is much greater than the system requires.

![Fig. 23. Alternator function](https://example.com/alternator_diagram.png)

The energy required from the alternator is the system power consumption for the time of the demand, given by:

Energy = Power × time = Voltage × Current × time (measured in the derived Watt-second unit) where 1 Ws = 1 Joule.

When the battery is disconnected, load current will drop by an amount, for the sake of simplicity let's imagine this amount to be half the present system current. Due to regulation latency at the moment of disconnection the equality for our example becomes:

\[
E = V \times I \times t = 2V \times 0.5I \times t
\]

i.e. the decrease in load current is being compensated for by an increase in output voltage from the alternator and will persist until the field current is reduced by the regulator.
Applying ISO standard conducted transients to MOSFETs in 12 V, 24 V and 48 V systems

In our simplified example above the implication is that the peak voltage appears as a step change whereas in reality the rise in voltage is not instantaneous but rather limited by circuit dynamics. The behaviour is better described by the wave shapes of the ISO16750-2 pulses which are based on estimation from real life experience.

Some of the ISO transient pulses can be destructive. Load dump pulses are particularly good candidates to expose design weaknesses. An under-rated TVS will usually fail short circuit or very low resistance but semiconductors have the potential to fail with some level of impairment other than a short circuit. A full short circuit or very low resistance failure can be viewed as beneficial when performing DFMEA assessment as the failure is highly detectable at system level. An open circuit or impaired TVS is much more difficult to assess.

3.1. Simulating test waveform ISO 16750-2 section 4.6.4 - test A

Systems which do not have a means of controlling output voltage from the alternator have to be able to cope with unsuppressed load dump pulses. The amplitude of the test waveform is significantly higher than the suppressed alternator voltage described in Test Pulse B.

![Fig. 24. ISO 16750-2 section 4.6.4 test A waveform – without centralized load dump suppression](image)

**Table 2. Pulse for test A with 12 V and 24 V nominal voltage**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type of system</th>
<th>$U_N = 12$ V</th>
<th>$U_N = 24$ V</th>
<th>Minimum test requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>$U_S$ (V) [1]</td>
<td>79 $\leq U_S \leq 101$</td>
<td>151 $\leq U_S \leq 202$</td>
<td>10 pulses at 1 min intervals</td>
<td></td>
</tr>
<tr>
<td>$R_i$ [Ω]</td>
<td>0.5 $\leq R_i \leq 4$</td>
<td>1 $\leq R_i \leq 8$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_d$ (ms)</td>
<td>40 $\leq t_d \leq 400$</td>
<td>100 $\leq t_d \leq 350$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_r$ (ms)</td>
<td>10</td>
<td>10</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

[1] If not otherwise agreed; use the upper voltage level with the upper value for the internal resistance, or use the lower voltage with the lower value for the internal resistance.
The internal resistance, $R_i$, of the load dump test pulse generator can be obtained as follows:

$$R_i = \frac{10 \times U_{nom} \times N_{act}}{0.8 \times I_{rated} \times 12,000 \text{ min}^{-1}}$$  \hspace{1cm} (3)

where:

- $U_{nom}$ is the specified voltage of the alternator
- $I_{rated}$ is the specified current at an alternator speed of 6,000 min$^{-1}$
- $N_{act}$ is the actual alternator speed, in reciprocal minutes

Simulations 3 and 4 comprise the ISO pulse generator and DUT with the corresponding thermal model.

The ISO generator outputs 10 pulses with an interval of 60 s after the voltage returns to its nominal system voltage value. Its series resistance is set depending on the system battery voltage, it is 0.5 Ω in case of a 12 V system and 1 Ω for a 24 V one.

The DUT is a series NMOS used to protect the load from reverse polarity conditions feeding a parallel RC load. An ideal voltage generator is used to model a charge pump that would be needed in the actual application to correctly bias the gate of the FET ideally 10 V above the battery rail voltage.

The thermal model is used to indicate the variation in temperature of the junction. The *Electrical Power to Heat Flow* block converts electrical power calculated as $V_{DS} \cdot I_D$ into heat flow that the thermal circuit will be able to handle. This block is also useful to directly monitor the drain current and drain to source voltage of the FET, simply by probing for $I_{sense}$ and $V_{sense}$, respectively. Notice how the ambient temperature is being set at 25 °C by using the *Thermal Ambient Reference* block at the bottom of the RC network. An additional RC network has been added to the NMOS Cauer model in order to take into account the PCB thermal behaviour (FR4).

In the 12 V simulation dissipating a peak power of ~ 3.5 W, the FET junction temperature is expected to rise to 25.35 °C.

In the 24 V simulation dissipating a peak power of ~ 3.5 W, the FET junction temperature is expected to rise to 25.7 °C.
3.2. IAN50007 simulation 3: ISO16750-2 - 12 V test A

In the 12 V simulation dissipating a peak power of ~ 3.5 W, the FET junction temperature is expected to rise to 25.35 °C.

Visit the IAN50007 interactive application note page to explore this simulation further.

Fig. 25. IAN50007 simulation 3: ISO16750-2 - 12 V test A
3.3. IAN50007 simulation 4: ISO16750-2 - 24 V test A

In the 24 V simulation dissipating a peak power of ~ 3.5 W, the FET junction temperature is expected to rise to 25.7 °C.

Visit the [IAN50007 interactive application note page](#) to explore this simulation further.

Fig. 26. IAN50007 simulation 4: ISO16750-2 - 24 V test A
4. Simulating test waveform ISO 16750-2 for section 4.6.4 - test B

The wave shape shown in Fig. 27 is for 12 V and 24 V systems which have Central Load Dump Protection. This means that some form of extremely capable transient suppression is present within the alternator to hold its output below a certain voltage. This is achieved by replacing the Recovery Rectifiers of the three phase bridge with Zener Diodes.

The voltage waveform is very similar to that of the pulse for test A except the peak of the waveform has been clipped due to the Zener function in the alternator's output rectifier bridge.

If further suppression is needed to protect components inside the product then a suitably sized Transient Voltage Suppressor (TVS) can be selected.

TVS devices function as very fast Zener diodes. The lower the breakdown voltage ($V_{BR}$) chosen for the TVS, the earlier in the transient waveform it will begin to conduct and the higher the dissipation throughout the remainder of the pulse.

![Waveform Diagram]

Key

- $U$ - test voltage
- $t_d$ - duration of pulse
- $t_r$ - rising slope
- $U_A$ - supply voltage for generator in operation
- $U_S$ - supply voltage

Fig. 27. ISO 16750-2 section 4.6.4 test B waveform – with centralized load dump suppression

### Table 3. Pulse for test B with 12 V and 24 V nominal voltage

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type of system</th>
<th>Minimum test requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>$U_d[1]$ (V)</td>
<td>$U_N = 12$ V</td>
<td>$79 \leq U_S \leq 101$</td>
</tr>
<tr>
<td>$U_d[1]$ (V)</td>
<td>$U_N = 24$ V</td>
<td>$151 \leq U_S \leq 202$</td>
</tr>
<tr>
<td>$R_i[1]$ (Ω)</td>
<td>$U_N = 12$ V</td>
<td>$0.5 \leq R_i \leq 4$</td>
</tr>
<tr>
<td></td>
<td>$U_N = 24$ V</td>
<td>$1 \leq R_i \leq 8$</td>
</tr>
<tr>
<td>$t_d$ (ms)</td>
<td>$U_N = 12$ V</td>
<td>$40 \leq t_d \leq 400$</td>
</tr>
<tr>
<td></td>
<td>$U_N = 24$ V</td>
<td>$100 \leq t_d \leq 350$</td>
</tr>
<tr>
<td>$t_f$ (ms)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

[1] If not otherwise agreed; use the upper voltage level with the upper value for the internal resistance, or use the lower voltage with the lower value for the internal resistance.
Applying ISO standard conducted transients to MOSFETs in 12 V, 24 V and 48 V systems

The simulations comprise the ISO pulse generator and DUT with the corresponding thermal model. The ISO generator outputs 5 pulses with an interval of 60 s after the voltage returns to its nominal system voltage value. Its series resistance is set depending on the system battery voltage, it is 0.5 Ω in case of a 12 V system and 1 Ω for a 24 V one.

The DUT is a series NMOS used to protect the load from reverse polarity conditions feeding a parallel RC load. An ideal voltage generator is used to model a charge pump that would be needed in the actual application to correctly bias the gate of the FET ideally 10 V above the battery rail voltage. The thermal model is used to indicate the variation in temperature of the junction. The Electrical Power to Heat Flow block converts electrical power calculated as $V_{DS} \cdot I_D$ into heat flow that the thermal circuit will be able to handle. This block is also useful to directly monitor the drain current and drain to source voltage of the FET, simply by probing for $I_{sense}$ and $V_{sense}$, respectively.

Notice how the ambient temperature is being set at 25 °C by using the Thermal Ambient Reference block at the bottom of the RC network. An additional RC network has been added to the NMOS Cauer model in order to take into account the PCB thermal behaviour (FR4).

4.1. IAN50007 simulation 5: ISO16750-2 - 12 V test B

In the 12 V simulation dissipating a peak power of ~ 3.5 W, the FET junction temperature is expected to rise to 27.90 °C.

Visit the [IAN50007 interactive application note page](#) to explore this simulation further.

Fig. 28. IAN50007 simulation 5: ISO16750-2 - 12 V test B
4.2. IAN50007 simulation 6: ISO16750-2 - 24 V test B

In the 24 V simulation dissipating a peak power of ~ 3.5 W, the FET junction temperature is expected to rise to 25.7 °C.

Visit the IAN50007 interactive application note page to explore this simulation further.

Fig. 29. IAN50007 simulation 6: ISO16750-2 - 24 V test B
5. Vehicle Electrification Definitions

There are four mainstream categories of vehicles undergoing some form of electrification: Battery Electric Vehicle (BEV); Hybrid Electric Vehicle (HEV); Plug-in Hybrid Electric Vehicle (PHEV) and Mild Hybrid. The capability of electric motors to propel the vehicle independently of the Internal Combustion Engine (ICE) differs with the hybrid vehicle type. Nomenclature for battery chargers may vary from country to country but in general classifications are: Level 1 (L1), Level 2 (L2) and DC Fast Charger (DCFC), each in increasing power capability respectively. In the UK the residential chargers would be classified as Type 1 (slow typically <3 kW fully charged in 8-10 hours) or Type 2 (fast typically 7 kW or 22 kW fully charged in 2-4 hours).

As vehicle charging technologies improve and high power charging stations of typically 43 kW become more widely availability then charging times will reduce to 30-60 minutes which is no more an imposition than stopping for a break at a motorway service facility.

- **Battery Electric Vehicles (BEVs)**
  The sole source of energy is provided by battery systems and dependent on vehicle efficiencies. Propulsion for passenger vehicles is provided by three phase induction motors fed from a high voltage (HV) battery system, commonly in the range 360 V to 450 V. Higher voltage systems are available. The motors are AC machines. Inverters are required to convert from battery DC to construct the AC waveform. In automotive applications the motors have to be able to rotate at varying speeds and torque. The PWM control features available from the inverter make such variable speed control possible.
  A 12 V battery is used to provide low tension auxiliary power e.g. for low 5V/12V power outlets, multimedia and lighting.
  1 kWh taken from the mains supply will provide approximately 4 miles of range with these HV motors. Balancing the range of electric vehicles between charges with performance has always been the issue. Improvements in battery technologies and charge station availability away from the residential setting are addressing these key factors. e.g. at the time of writing dependent on maker, model and driving style, fast-charge electric vehicle ranges vary from 110 to 373 miles.

- **Hybrid Electric Vehicles (HEVs)**
  HEVs have ICE and electric motive power. Electrical propulsion for passenger vehicles is provided by three phase induction motors fed from a high voltage (HV) battery system commonly in the range 360 V to 450 V. Higher voltage systems can be found. HEVs can recharge their battery through generators driven from the ICE including overrun and recuperative (regenerative) braking. Dependent on load an HEV can travel for short distances of 1 to 2 miles before resorting to the ICE to provide propulsion and recharge the depleted battery. Dependent on the battery charge state, electric motors can propel the HEV from a standing start. The acceleration is smooth reaching speeds of 30 m.p.h. with seemingly little effort. If a more prolonged acceleration is required the ICE is switched into the powertrain to provide propulsion and recharging of the battery. The ICE is employed at cruising speeds when it can operate most efficiently. A 12 V battery is present to provide low tension auxiliary power e.g. low 5 V/12 V power outlets, multimedia and lighting.

- **Plug-in Hybrid Electric Vehicles (PHEVs)**
  PHEVs behave similarly to HEVs having both ICE and motors which are capable of providing electric motive power in isolation to the ICE. Electrical propulsion for passenger vehicles is provided by three phase induction motors fed from a high voltage (HV) battery system commonly in the range 360 V to 450 V, although higher voltage systems can be found. PHEVs can recharge their battery through generators driven by the ICE including overrun and recuperative (regenerative) braking. PHEVs have a greater battery capacity than HEVs and as the name states the PHEV’s battery is plug-in mains rechargeable. The increased battery capacity permits the PHEV to travel for longer periods on electric power before resorting to the ICE with ranges of 10 to 40 miles being common. A 12 V battery is present to provide low tension auxiliary power e.g. low 5 V/12 V power outlets, multimedia and lighting.

- **Mild hybrid (48 V systems)**
  In mild hybrid solutions where a conventional 12 V battery system with ICE is supported by a Starter/Generator and DC/DC converter interfaces to the 48 V battery. Electric motors are used to assist the ICE during acceleration and cruising but the motor is unable to power the vehicle in isolation.
6. 48 V powertrain development

To improve efficiencies further and continue to reduce the vehicle’s CO₂ footprint alternatives to the 48 V on-engine 5 kW, 85% efficient BSG are required:

- P1 on-engine, higher torque, no belt losses, 10 kW, 94% efficient
- P2 gearbox input shaft either integral or side attached along with the decoupler allows for electrically assisted drive and energy recuperation
- P3 gearbox output shaft, similar to the benefits of the P2 position
- P4 rear axle and the decoupler systems allow for an electrically assisted all wheel drive configuration, 21 kW, 95% efficient

---

Fig. 30. 48 V powertrain
6.1. Requirement for 48 V battery systems

The adverse effects of global warming are becoming more noticeable. In many cases what was considered a 1 in 100 year climatic event is being repeated within a 10 year period. Scientific recommendation is to maintain average global temperatures ≤1.5 °C those of the preindustrial period by removing carbon pollution from the atmosphere. The Automotive industry lends its support for improvement by investing billions in battery electric vehicles (BEV) and a variety of hybrid vehicle types. OEMs are now committed to electrification, some of whom target to have made the leap away from internal combustion engine (ICE) passenger vehicles well in advance of 2030 where electric vehicles are expected to meet 50% of all passenger vehicle demand.

The new vehicles have to offer efficiencies over the established ICE solutions. One problem with 12 V systems is the copper loss of the vehicle harness. 48 V battery systems use less current for a given power demand. The greater the number of high power vehicle functions which can be moved onto the 48 V battery system the more efficient the vehicle becomes.

Power loss = Load Current² × Harness Resistance

e.g. Compare current demand for a 240 W load:

- 48 V systems require 240 W/48 V = 5 A
- 12 V systems require 240 W/12 V = 20 A.

Although the 48 V system requires 5 A/20 A = 1/4 of the 12 V system current, in terms of I²R conduction losses this is hugely beneficial such that the 48 V system suffers a loss of only (5² * R)/(20² * R) = (5 A/20 A)² = 1/16 that of the 12 V system.

In other words for a given power consumption, for every Watt of heat lost in the 12 V harness we can expect only 0.0625 W to be lost in the 48 V harness for the same wire size.

Since wire resistance is given by:

Resistance = (Resistivity * wire length)/ Conductor Cross-Sectional Area

R = (ρ*L)/A

As the move to 48 V brings such significant reductions in losses, OEMs have the freedom to choose the balance between cost efficiency using conductors of smaller cross-sectional area (higher resistance per unit length) and increased harness loss.

6.2. Transient pulse descriptions for 48 V battery systems

It is important to note from these new solutions that the complexity of the vehicle’s electrical system is increasing. Having 12 V and 48 V battery systems on board means having the flexibility to share energy between them to keep the charge state of each battery healthy.

Unfortunately this complexity also means the types and number of equipment able to create transient perturbation on a battery supply has also increased.

ISO 21780: 2020 contains statements to the effect that 48V equipment interfacing to 12 V systems to meet the specified transient immunity and emission requirements of both.

The 48 V battery is not intended to be directly accessible as is the case for the 12 V/24 V batteries hence there are no requirements for negative battery supply line transients in ISO 21780: 2020.
6.3. ISO 21780: 2020 short term overvoltage

The test is intended to verify the immunity of the product to the transient over-voltages given in Table 4.

![Test profile for ISO 21780: 2020 test-03: short term overvoltage](image)

**Fig. 31. Test profile for ISO 21780: 2020 test-03: short term overvoltage**

**Table 4. Test parameters for ISO 21780: 2020 test-03: short term overvoltage**

<table>
<thead>
<tr>
<th>Operating mode</th>
<th>2.4</th>
</tr>
</thead>
<tbody>
<tr>
<td>$U_0$</td>
<td>52 V</td>
</tr>
<tr>
<td>$U_1$</td>
<td>70 V</td>
</tr>
<tr>
<td>$U_2$</td>
<td>58 V</td>
</tr>
<tr>
<td>$t_0$</td>
<td>≥5s</td>
</tr>
<tr>
<td>$t_r$</td>
<td>0.7 ms (2,571 V/ms)</td>
</tr>
<tr>
<td>$t_1$</td>
<td>40 ms</td>
</tr>
<tr>
<td>$t_f$</td>
<td>1 ms</td>
</tr>
<tr>
<td>$t_2$</td>
<td>600 ms</td>
</tr>
<tr>
<td>$t_3$</td>
<td>≥5 s</td>
</tr>
<tr>
<td>Number of cycles</td>
<td>1,000</td>
</tr>
</tbody>
</table>
6.3.1. IAN50007 simulation 7: ISO21780: 2020 test-03

Visit the IAN50007 interactive application note page to explore this simulation further.

Fig. 32. IAN50007 simulation 7: ISO21780: 2020 test-03
6.4. ISO 21780: 2020 load dump

Similarly to the 12 V/24 V systems this test simulates voltage transients that occur when there is a sudden reduction in the load current drawn. When considering the load dump source for ISO 16750-2 in Section 3 for those 12 V and 24 V systems the alternator was considered the candidate for transient generation. In the 48 V system the specification makes references to generator, motor-generator or DC/DC converter and the battery being either in-circuit unable to absorb power or out of circuit altogether.

![Diagram of test setup for test-04: load dump](image)

**Fig. 33. Test setup for test-04: load dump**

<table>
<thead>
<tr>
<th>Operating mode</th>
<th>2.4</th>
</tr>
</thead>
<tbody>
<tr>
<td>U₀</td>
<td>52 V</td>
</tr>
<tr>
<td>R</td>
<td>36 Ω</td>
</tr>
<tr>
<td>C</td>
<td>0.5 mF</td>
</tr>
<tr>
<td>tₛ₁</td>
<td>≤ 100 µs</td>
</tr>
<tr>
<td>Number of cycles</td>
<td>2</td>
</tr>
</tbody>
</table>
Applying ISO standard conducted transients to MOSFETs in 12 V, 24 V and 48 V systems

Fig. 34. Test profile for test-04: load dump

Table 6. Requirement parameters for test-04: load dump

<table>
<thead>
<tr>
<th>Operating mode</th>
<th>2.4</th>
</tr>
</thead>
<tbody>
<tr>
<td>$U_1$</td>
<td>70 V</td>
</tr>
<tr>
<td>$U_2$</td>
<td>58 V</td>
</tr>
<tr>
<td>$t_1$</td>
<td>40 ms</td>
</tr>
<tr>
<td>$t_2$</td>
<td>600 ms</td>
</tr>
<tr>
<td>$t_3$</td>
<td>9 s</td>
</tr>
<tr>
<td>$t_r$</td>
<td>0.7 ms</td>
</tr>
<tr>
<td>$t_f$</td>
<td>1 ms</td>
</tr>
</tbody>
</table>

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2021. All rights reserved
6.5. IAN50007 simulation 8: ISO 21780 - 48 V test 04

Visit the [IAN50007 interactive application note page](#) to explore this simulation further.

Fig. 35. IAN50007 simulation 8: ISO 21780 - 48 V test 04

7. Summary

Only five of the many battery line transients have been discussed and simulated for 12 V, 24 V and 48 V battery systems although the one’s chosen are some of the most troublesome in terms of the potential to cause damage to the product. Creating an accurate simulation model and following up with diligent iterative bench work helps improve both product and simulation reducing the likelihood of costly failures at key stages of the product development process.

The focus has been on MOSFETs performing the RBP function, where, the forward biased anti-parallel diode provides a protective envelope across the Source-Drain channel when positive going battery transients are present. The situation becomes complicated where an additional MOSFET connected in series with the RBP MOSFET is acting as a switch. Here the MOSFET is connected with its Drain-Source connections reversed. The MOSFET has to have a $V_{DS}$ rating sufficient to survive the largest transient impressed across it and runs the risk of avalanche. When the devices begins to turn ON it operates in linear mode so capacitor inrush current can pose a problem. Care must be taken to ensure both RBP and switch MOSFETs are properly enhanced when large currents are being demanded by the load.

Guidance has been provided to clarify that negative transients can cause avalanche in RBP and how to design for this mode of operation. Nexperia offers a large amount of technical material on the web to support engineers with sound design practices for their applications.

The interactive application note web page [IAN50007](#) includes SystemVision® embedded Cloud simulations as discussed in this application note.
8. Revision history

Table 7. Revision history

<table>
<thead>
<tr>
<th>Revision number</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>2021-04-08</td>
<td>Initial version.</td>
</tr>
</tbody>
</table>
9. Legal information

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia’s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). Nexperia does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
List of Tables

Table 1. Parameters for ISO 7637-2 pulse 1....................... 4
Table 2. Pulse for test A with 12 V and 24 V nominal voltage................................................................. 14
Table 3. Pulse for test B with 12 V and 24 V nominal voltage........................................................................ 18
Table 4. Test parameters for ISO 21780: 2020 test-03: short term overvoltage........................................... 24
Table 5. Test parameters for test-04: load dump................. 26
Table 6. Requirement parameters for test-04: load dump... 27
Table 7. Revision history.................................................. 29
List of Figures

Fig. 1. Circuit diagram that can produce ISO 7637-2 pulse 1 .................................................. 3
Fig. 2. ISO 7637-2 test pulse wave shape ............................................................................. 4
Fig. 3. ISO 7637-2 artificial network ...................................................................................... 5
Fig. 4. ISO 7637-2 artificial network frequency response ...................................................... 5
Fig. 5. IAN50007 simulation 1: ISO 7637-2 Pulse 1 - 12 V ..................................................... 6
Fig. 6. IAN50007 simulation 2: ISO 7637-2 Pulse 1 - 24 V ..................................................... 7
Fig. 7. BUK7Y4R8-60E data sheet VGS(th) characteristic ................................................... 8
Fig. 8. BUK7Y4R8-60E sub-threshold .................................................................................. 8
Fig. 9. ISO 7637-2 Pulse 1 - potential to cause MOSFET avalanche ..................................... 8
Fig. 10. Drain-source voltage, VDS ...................................................................................... 9
Fig. 11. Gate-source voltage VGS ....................................................................................... 9
Fig. 12. Drain-source voltage VDS ...................................................................................... 9
Fig. 13. Drain current, ID ..................................................................................................... 9
Fig. 14. Peak drain-source avalanche power, PDS(AL)M ..................................................... 9
Fig. 15. Transient junction temperature profile of MOSFET during an avalanche event ....... 9
Fig. 16. Drain-source voltage, VDS and repetitive drain-source avalanche current, IDS(AL)R .......................................................... 10
Fig. 17. Repetitive avalanche rating; maximum number of avalanche events as a function of avalanche energy .................................................. 10
Fig. 18. ISO 7637-2 - 12 V Pulse 1 - MOSFET Q1 waveforms ................................................ 10
Fig. 19. ISO 7637-2 - 12 V Pulse 1 - MOSFET Q1 and Q2 avalanche current waveforms .......... 10
Fig. 20. ISO 7637-2 - 12 V Pulse 1 - MOSFET Q1 and Q2 junction temperature waveforms .... 11
Fig. 21. BUK7Y4R8-60E avalanche rating; avalanche current as a function of avalanche time ............................................................................. 11
Fig. 22. BUK7Y4R8-60E data sheet extract: EDS(ALS) and V(BR)DSS .................................... 12
Fig. 23. Alternator function .................................................................................................. 13
Fig. 24. ISO 16750-2 section 4.6.4 test A waveform – without centralized load dump suppression ........................................................................... 14
Fig. 25. IAN50007 simulation 3: ISO16750-2 - 12 V test A ................................................... 16
Fig. 26. IAN50007 simulation 4: ISO16750-2 - 24 V test A ................................................... 17
Fig. 27. ISO 16750-2 section 4.6.4 test B waveform – with centralized load dump suppression ........................................................................... 18
Fig. 28. IAN50007 simulation 5: ISO16750-2 - 12 V test B ................................................... 19
Fig. 29. IAN50007 simulation 6: ISO16750-2 - 24 V test B ................................................... 20
Fig. 30. 48 V powertrain ...................................................................................................... 22
Fig. 31. Test profile for ISO 21780: 2020 test-03: short term overvoltage .................................................. 24
Fig. 32. IAN50007 simulation 7: ISO21780: 2020 test-03 ................................................... 25
Fig. 33. Test setup for test-04: load dump ......................................................................... 26
Fig. 34. Test profile for test-04: load dump ......................................................................... 27
Fig. 35. IAN50007 simulation 8: ISO 21780 - 48 V test 04 ................................................... 28
1. Introduction ................................................................. 2
2. ISO 7637-2 pulse 1 ....................................................... 3
   2.1. Simulating the conducted immunity transient - test waveform .............................................. 4
   2.2. Simulating the conducted immunity transient - test setup ......................................................... 4
   2.3. Artificial network ...................................................... 5
   2.4. IAN50007 simulation 1: ISO 7637-2 Pulse 1 - 12 V .............................................................. 6
   2.5. IAN50007 simulation 2: ISO 7637-2 Pulse 1 - 24 V .............................................................. 7
3. ISO 16750-2 section 4.6.4 load dump ............................. 13
   3.1. Simulating test waveform ISO 16750-2 section 4.6.4 - test A ..................................................... 14
   3.2. IAN50007 simulation 3: ISO16750-2 - 12 V test A .............................................................. 16
   3.3. IAN50007 simulation 4: ISO16750-2 - 24 V test A .............................................................. 17
4. Simulating test waveform ISO 16750-2 for section 4.6.4 - test B ..................................................... 18
   4.1. IAN50007 simulation 5: ISO16750-2 - 12 V test B .............................................................. 19
   4.2. IAN50007 simulation 6: ISO16750-2 - 24 V test B .............................................................. 20
5. Vehicle Electrification Definitions ...................................... 21
6. 48 V powertrain development ........................................... 22
   6.1. Requirement for 48 V battery systems ........................................................... 23
   6.2. Transient pulse descriptions for 48 V battery systems .......................................................... 23
   6.3. ISO 21780: 2020 short term overvoltage ............................................................ 24
      6.3.1. IAN50007 simulation 7: ISO21780: 2020 test-03 .......................................................... 25
      6.4. ISO 21780: 2020 load dump .............................................................. 26
      6.5. IAN50007 simulation 8: ISO 21780 - 48 V test 04 ....................................................... 28
7. Summary ........................................................................ 28
8. Revision history .............................................................. 29
9. Legal information ............................................................ 30